



N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 



















This work was performed for the Jet Propulsion
Laboratory, California Institute of Technology,
sponsored by the National Aeronautics and Sperm
Administration under Contract NAS7-100.
RCAIGovernment Systems Division












This work was performed for the Jet Propulsion Laboratory,
California Instit- , te of Technology, sponsored by the
National Aeronautics and Space Administration under
Contract NAS7-100.
RCA/Government Systems Division








A design of a highly programmable, land based, real time synthetic
aperture radar (SAR) processor requiring a processed pixel rate of
2.75 MHz or more in a four-look system was conducted. Variations
in range and azimuth compression, number of looks, range swath, range
migration and SAR mode were specified. A number of alternative range and
azimuth processing algorithms were examined and analyzed in conjunction
with projected integrated circuit, digital architecture, and software
technologies.
The selected design for the Advanced Digital SAR Processor (ADSP)
employs an FFT convolver algorithm for both range and azimuth processing
in a parallel architecture configuration. This overall design approach
met all of the system implementation and performance criteria for
programmability, modularity, adaptability to VLSI, low risk, reliability
and cost.
The report provides algorithm performance comparisons, a detail design
of the selected system, impleniientation tradeoffs and the results of a
supporting survey of integrated circuit and digital architecture technologies.
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1.0 INTRODUCTION
A general practice in synthetic aperture radar (SAR) systems has been
to use a specially tailored processor to convert the raw radar signals
to imagery. The advent of practical digital signal processing tech-
niques, brought about by LSI technology, has made high performance,
multi-mission programmable SAR digital signal processors feasible.
This is the final report of a study to quantify various issues related
to the hardware development of such a SAR processor. The generic name
for the processor is the Advanced Digital SAR Processor and it shall be
referred' to from this point on in the report as the ADSP.
A very brad set of performance goals have been set by the Jet Propul-
sion Laboratory (JPL) for the ADSP. These are discussed in Section 2.1
together with the system performance requirements.
Two principle design facets are examined, processing algorithms and
technology. The algorithms are further divided into time and frequency
domain techniques; while the broad issue of technology includes digital
integrated circuits, digital architecture and software. Section 2.2
gives a comprehensive description of the candidate processing algorithms
together with hardware implementation approaches for them.
A key factor in the selection of a processing algorithm is the quality
of imagery it produces. Extensive computer simulations have been de-
veloped and run to evaluate the performance of candidate algorithms.
Thiz data, given in Section 1.3, was then applied as appropriate to the
hardware sizing of the various implementations.
Technology is addressed in Section 2.4 with the current state of the
art and projections provided for digital integrated circuits, archi-
tecture and software.
A design recommendation for the ADSP is synthesized and described in
Section 2.5. It meets all of the performance and implementation goals
of the ADSP.
Key issues in the selection of an algorithm for the ADSP were its
effectiveness in compensating for range migration, progammability for





r_,juirements and memory storage. The selection of an algorithm was
closely tied into the technology issues, particularly digital inte-
grated circuits and architecture. The design selected minimizes
memory storage and offers simple memory management techniques. It
provides a programmable architecture in modular form which offers
both incremental development and growth potential with little waste
of effort. Finally, the design has inherently high reliability
and maintainability features.
Cost factors, a;ternative development plans and tradeoffs are pre-
sented in Lection 2.6 and 2.7.








OF POOR QUALM2.0 TECHNICAL DISCUSSION
2.1	 ADSP SYSTEM REQUIREMENTS
A satellite SAR system is depicted in Figure 1. As the radar moves
along its flight path, multiple radar pulses are coherently processes
to achieve a resolution corresponding to the length of a synthetic
antenna. This length is determined by the footprint of the real an-
tenna on the surface. The limiting resolution of the SAR is thus
determined by the size of the real antenna and is equal to one half
its diameter. To achieve radar returns which depict the contours of
the surface, an oblique incidence angle is employed. In addition, a
forward look angle off broadside is commcn. Resolution in the cross
track, or range, dimension is achieved by using conventional radar
pulse compression techniques. The total range swath covered is also





















The ADSP requirements have been established in anticipation of pro-
cessing a wide variety of SAR data. SAR missions which represent
a comprehensive set for design parameter purposes are given in Table 1.














SEASAT 25 100 4 22.54 1275
S
M0
SIR REFLIGNT 40 50 1 20-70 1275 S 210-280
A I RC RAFT
L 10-20 18-35 8 0-60 1275 S 3-12
X 10-20 18-35 8 04A 9600 S 3-12
VOIR
141-RES 520 75 T80 4 52 1275 S 250
LO-RES 520 300 30 30 52 1215 S 250
ICEX 150 we 6 X42 9600 S 100
ERSAR L•• 15 40 4 600 1275 D 300
ERSAR X•• 15 40 4 600 9600 0 300
• S - S INGLE. D • DUAL
•• PRELIMINARY
is
The most stressing signal processing requiremeriv of the missions in
Table 1 is the ERSAR ( Earth Resources SAR) which has beeo selected by
JPL for the baseline design mission for the ADSP. Functional re-
quirements for the baseline mission are given in Table 2.
Both range and azimuth processing requirements are included. Speci-
fications are also provided for range migration correction, reference
function update; integrated sidelobe level and output data format.
4
Table 2
AOSP Baseline Functional Requirements
RANGE CORRELATOR
INPUT SAMPLE RATE (COMPLEX WORDS)	 11MH1
RANGE COMPRESSION RATIO	 410
RANGE PULSE LENGTH	 4751COMPLEX SAMPLES)
RANGE INTEGRATED SIDELOBE RATIO DUE TO PROCESSING 	 -15d8
AZIMUTH CORRELATOR
SWATH WIDTH (OUTPUT PIXELS) 4,000
RADAR PRF 2.500Hz
NUMBER OF AZIMUTH LOOKS (CONCURRENTLY PROCESSED) 4
AZIMUTH BANDWIDTH PER LOOK 500Hz
AZIMUTH COMPRESSION RATIO PER LOOK 350
RANGE WALK COMPENSATION ACROSS 1 LOOK 28 SLANT RANGE BINS
RANGE WALK COMPENSATION ACROSS 4 LOOKS 86 SLANT RANGE B INS
RANGE CURVATURE COMPENSATION ACROSS 4 LOOKS 7 SLANT RANGE BINS
REFERENCE FUNCTION UPDATING RATE CROSS-	 EVERY  8
EVERY 12,'000 RADAR PULSES
AZIMUTH INTEGRATED SIDELOBE RATIO DUE -20dB
TO PROCESSING
OUTPUT PiX-EL FORMAT AI SELECTABLE 12 BITS IN
(BOTH OPTIONS A AND 8 ARE REQUIRED) AMPLITUDE OVER 80dB
DYNAMIC RANGE
81 POLI^EX1 
B ATV I OOK
BIT 5'Q	
T
Changes in operating mode are anticipated to occur within a SAR mission and
'6hese changes could involve, altitude, look angle, resolution, number
of looks, swath width and the range and/or azimuth weighting functions.
The processor is required to operate in a continuous or burst mode.
The former has the sensor emitting non-changing parameters. The latter
interleaves alternate bursts with different parameters, yet permits
contiguous imagery formation. Alternate bursts may involve different
radar frequencies, different polarizations or different antenna pointing
angles.
Design objectives of the ADSP include programmable features
to permit range compression from 10 to 600, azimuth compression from
20 to 350 per look and swath width from 500 to 4000 pixels. A desired
feature provides the capability to tradeoff looks, resolution
and swath width within the capabilities of the processor.
5
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Modularity in design was a key functional design objective. This
feature could provide greater swath width (up to four times the base-
line), more parallel looks and multiple frequencies and polarizations.
2.1.2	 ADSP System Scope
The principal elements of the ADSP as shown in Figure 2 are an input
data handling facility to permit either real time or recorded data
to be processed, a range correlator, an azimuth correlator and a mL,lti-
look integrator. All of the high speed processing hardware is encom-
passed in the pipeline from data input to output. The host computer is
used to set up conditions for mission operation. These will include
SAR parameters and overall control commands. The hardware itself

















control will complete the required operations. A goal of the system
design was to maintain software simplicity for the host computer by




Analysis of ADSP Requirements
2.1.3.1	 SAR Parameter Variation
The azimuth resolution for operation near broadside is given by:
44s
aAG s 2 2V
 Rs - slant range, A - wavelength, V s - satellite velocity and
TL - coherent look time. The azimuth beam width factor Ka, is asso-
ciated with the receive weighting required to achieve a desired side-
lobe level. For -36 dB sidelobe level, Ka - 1.2 for a Taylor n = 8
weighting function. This weighting produces an ititegrated sidelobe
level, ISL, of -25 dB. When other sources of sidelobes are included
such as digital granularity and the lack of interpolation in range
cell migration compensation, an overall ISL of -20 dB is obtained.







For the ERSAR case Vs - 7.73 km/sec, 6 AZ - 15 m, Ka = 1.2 and
BL = 618.4 Hz for each look. At X- 0.235 m, TL - 0.686 sec.,
BLTL = 424 and the angle compression during the look angle -
424/1.2 - 3.3.
For four looks the total processed bandwidth = 4B L - 2473.6 Hz.
The azimuth beamwidth that just matches this spectrum is given by
BB 
9 0s TL/RS = 0.0375 (2.150 ). The antenna length required
for this beamwidth is LA = .886 a/&9 B - 5.55 meters, assuming uni-
form illumination. The PRF of the ERSAR = 2500. The ratio of the PRF
to the four-look bandwidth = 1.01. This ratio is lower than it should
be for low doppler aliasing (angle grating lobes). A calculation shows
that the integrated grating lobes from the four looks is only -8.2 dB.
A higher ratio of PRF to four-look bandwidth would be required for
reduced grating lobes; however, the range grating lobes would then be
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required for reduced grating lobes; however, the range grating lobes
would then be excessive unless the swath were reduced by the same
ratio that the PRF was increased.
40 W swath at 600 incidence and a
266.1 psec. The ratio of the 2500
is a reasonable value to inhibit r
lower ratio of periods caused by a
grating lobes Co appear.
The sampled range to allow for a
35.2 psec transmitted pulse requires
PRF period to 266.1 ysec - 1.503
snge grating lobes adequately. A
higher PRF would cause the range
SAR mission sets given in Table 1 can be evaluated as a function of
the "Jmber of looks, swath width and required resolution for the
optimum PRF and antenna parameters. For the case of dual frequency
such as ERSAR-L and ERSAR-X, the real antenna lengths, PRFs, and look
bandwidths would be identical. However, the antenna widths and angle
compression should be scaled by the wavelength. Dual polarization
reception could be simultaneous, if desired. However, dual polari-
zation transmission would have to be orthogonal either by frequency
or time. The possibility for change in look angle depends upon an
adequate ratio of PRF period to A/D sampling time for the desired
swath. Electronic scanning or beam switching can be employed to change
the look angle if the ratio is less than 1.5 The requirement for a
"burst mode" involving interleaving different frequencies, polarization,
and pointing angle may also require azimuthal electronic scan. This
is discussed in Section 2.1.3.2. Of course, several PRFs may be
required to center the swath window between the ambiguous transmission
pulses to avoid eclipsing if the look angle or orbit attitude is
changed.
2.1.3.2	 Mode Variations
The ADSP is required to have the flexibility to process data from a
wide variety of different missions described in Table 1 and to accom-
modate continuous or burst modes.
Figure 3 shows the case for four looks in the continuous mode integration
for azimuth cell J, where Look 4 coherently integrates the first NA/4
samples and Look 1 coherently integrates the last N A/4 samples over
the azimuth beam. The four looks are noncoherently integrated and
8










registered at the correct rang
sample is received, a beam is
integrated multilook azimuth i
Figure 3
Continuous Mode Integration Requirements
In the burst mode, a number of variations are possible. When bursts
are interleaved and do not involve frequency changes, the integration
patterns shown in Figure 4 are obtained. In the case shown in Figure 4a,
two polarizations are interleaved by bursts in a four-look mode. The result
is that the output imagery is available on a two-look two-polarization
basis. A polarization comparison of image samples can then be made.
e processing can be identical in form to the continuous case except
at inefficiencies occur in that not all of the antenna coverage is
tegrated and used in the final imagery. This is because the field
st be illuminated for a full look before the data can be processed
obtain a full integrated signal-to-noise ratio with the desired resolution.
9





A large number of looks can be transmitted on an interrupted basis as
shown in Figure 4b. In this case, 32 looks are processed. Look
integration procedures may be varied as a function of time, if the
burst sequences are short. In the limiting case, each look can be
an unfocussed segment of the entire beam. The beam is then split in
angle into the number of "looks" processed. The Multiple burst looks
must be placed in proper range registration prior to integration.
The conditions change if bursts of different frequencies are transmitted.
If we assume that the antenna size remains the same, the high frequency
has a proportionally narrower beam. Thus, if full coverage is desired,
multiple bursts at different pointing angles must be transmitted. This is
illustrated in Figure 5. For simplicity, the example of high frequency is
four times the lower frequency and four looks are employed. The first
burst at frequency F1 provides the four-look coverage indicated. Quadrupling
the frequency narrows the antenna beam proportionally and also increases the
ground resolution by the same factor. To obtain the same final image
resolution, only one fourth as many polses need be transmitted per burst.
But since the beam is narrower, it must be steered to a total of four
angles with a separate burst transmitted at each angle. Four looks are
processed at the high frequency also to maintain the final image resolution.
A strip map can be generated in this way which has one look at each
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Range cell migration occurs during the synthetic aperture integration
due to the radial range change between the radar and a ground scatterer.
This migration consists of a linear 2component with time, rt, and a
quadrature ratio component, 1/2 Ft.	 The range cell migration function
is analagous to the phase focusing function and can be derived in
the same manner. The time, t, is generally referenced to the point
of closest approach, rm , for a non-rotating earth. A rotating earth
component of velocity toward the radar will actually make the point
of closest approach occur slightly later in time. An orbital altitude
rate associated with eccentricity will also affect the time of closest
approach. The radar bearn pointing departure from broadside will shift
the time of signal return and thus introduce an r term equal to V s cosAv,
where 9v is the angle between the velocity vector and the ground
scatterer.
fle 2 indicates that for ERSAR there are 86 slant range bins of
ige walk to be compensated for across t!re four looks. Assuming
incidence angle of 60o , a ground bin of 15 meters resultsin a slant
ige bin of 15 sin 600 =12.99 m. Thus, the range walk is 86 x 12.99 =
17 m or 7.45 psec. The range curvature is given as 7 slant range
is - 90.9 m. The maximum range .aalk across the farthest look = 1117/4 +
11
3/4 x 90.9 a
 347.4 m or 26.7 slant range bins (slightly less than the
28 specified).. The 4-look time is 4 x 0.686 . 2.744 sec. Thus, the
maximum range rate is assumed to be 407.1 m/sec. The corresponding
acceleration is 9C.6 m/sec t . The coherent integration of each look
must take place along the curved range cells to achieve the desired
resolution. The range cell migration infers a two-dimensional matched
filter requirement for which the processing algorithm alternatives
in Section 2.2 have been developed.
2.1.3.4.	 Clutter Lock Requirements
The approximate satellite position, velocity and altitude information
is provided to the SAR processor. The SAR antenna pointing (roll,
pitch and yaw) will be controlled within ± l o . Uncertainities in the
data could easily cause the signal to depart in center frequency by
more than the per look bandwidth. For example a yaw angle of 10
translates to a cross-cone angle of the slant range vector of 0.830
from broadside. This results in a shift in doppler of 950 Hz for the
L-band 300 km ERSAR satellite. At X-band the same yaw shifts the doppler
by 7153 Hz. Earth velocity for a satellite polar orbit has a radial
component at the equator of V EQ sin (incidence angle) = 463 x sin 600
= 401 m/sec, causing a doppler shift of 3413 Hz at L-band. For
accurate ERSAR mapping such as 10 m absolute location (AX), the
doppler shift due to the earth must be known to,
2V AX
of = —Fs
2 x 7730 x 10
564.4 x .235
= 1.17 Hz cr° 0.034%
Clutter locking should be maintained to within 100 Hz to keep the
per look tuning within 20% of the look bandwidth (4% of the PRF).
Errors greater than 50% of the look bandwidth will degrade the azimuth
sidelobes due to azimuth spectral aliasing. Clutter locking errors
due to satellite yawing do not cause a mapping error since the doppler
used to tune the processing bandwidth to the signal spectrum is em-
ployed in forming the map location.
2.1..3.5	 Automatic Focusing Requirement
The doppler chirp rate fd
 of a target viewed by the SAR beam must be
12
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matched by the azimuth correlation process to achieve the azimuth
beam compression and desired target resolution. It is equal to f d •
^.	 2r /a . The radial acceleration 'r is a function of the satellite
velocity V s , the slant range R s , the ratio of the target distance y
from the orbit axis to the orbit radius, R E + hE , for near broadside
operation for a non-rotating earth. The relation for a circular orbit
is
Vs2y	 Vs  RE cos cr
s	 •
r	 i2 s (RE + hE )	 Rs (RE + hE)
where pis the earth angle between the satellite and the earth target and
hE is the orbit height; R E is the earth radius. The nominal value of
F • 100.84 m/sec2 at the midpoint of the ERSAR swath (V s • 7.73 km/sec,
RE • 6373.95 km, h  • 300 km, R s • 564.4 km, d • 4.20 ). Over the 401an
swath, 'r varies from 104.03 m/sec 2 at the near edge to 97.8 in/sec 2 at
the far edge. The variation O'r • 6.23 m/sec 2 occurs across the 40 km
swath, resulting in a change in doppler rate
pfd 2Ar • 2 x 6.23 • 53 Hz/sec
.235
The depth of focus, expressed in terms of allowable change in doppler
rate, can be determined assuming a quadratic phase error allowance of
± jr/2 at both ends of the synthetic aperture relative to the center
of the aperture. The phase error
,R	 T/r2 T/2	 2	 2A0 • + 7 a 21t J j pfd dt	 4 Ad TL
0	 0
The berm Ofd = + 2/TL2 . Thus, the depth of focus, DOF = (4/TL2),
where T
L
 is the time to form the synthetic aperture for each look.
For an azimuth compression ratio of 350 and a bandwidth of 500 Hz,
T
L 
= 0.7 seconds. Thus, the depth of focus = 4/32 ) = 8 Hz/sec. From
the point of view of a single look, the reference function does not
have to change more often than 40 km (8 Hz/sec ; 53 Hz/sec) = 6.04 km
13
swath. However, the reference function will have to change more often
in a cross-track direction to permit the registration of the four looks
within 0.2 azimuth cell.
The presence of a quadratic phase error corresponds to a mismatch of the
reference function chirp rate with the target chirp rate. This mismatch
has the effect of a doppler error between the four looks, Af, producing
a misregistration of the images,,Q x.










.235 x 564.4 km
The time interval between the four looks = 3T L = 2.1 sec. The allowable
change in doppler rate cross-range = (0.35/2.1) =0.17 Hz/sec, Thus,
for registration, a new reference function should be applied more often
than 40 km x (0.11 Hz/sec	 53 Hz/sec) = 126 meters of swath, corre-
sponding to 8.4 resolution elements. The specification calls for a
new reference function cross-track every 8 samples, which is reasonable.
Fortunately, the chirp rate variation across the swath is deterministic
from the geometrical parameter variations and may be computed from




2.2 PROCESSING ALGORITHMS 	
OF POOR QUALITY
This section describes the candidate SAR processing algorithm
considered for the ADSP and gives pertinent implementation data on
them. Performance levels are treated separately in the following
section (Section 2.3).
2.2.1	 Basic SAR Processing Functions
The formation of images from synthetic radar arrays follows the same
principles found with optical lenses or real radar antennas. Images
can be focused in the far-field when the energy reaches the antenna
as a virtual plane wave relative to the antenna diameter or in the
near field. The far-field SAR is generally tern :+d an unfocused SAR
and, being relatively simple to process, is not treated in this
study. Processing in a focused SAR is essentially a two dimensional




















►nal requirements are important in SAR processing,
ind multiple looks. As a SAR satellite platform
r'--7
The range, or cross-track, dimension may be processed by conven-
tional radar pulse compression techniques, the method used depending
on the type of radar waveform employed. The azimuth, or along track,
dimension can be considered in the same functional sense is the
range dimension. Here, the radar footprint of the real antenna with
its doppler frequency response forms a quadratic phase (or linear FM)
function across its width. As the real antenna moves with its scan-
ning platform the radar footprint "waveform" moves along the image
plane in azimuth in the same manner that the uncompressed radar
pulse moves across the image plane in range. Thus a filter matched
to the radar footprint "waveform" operating in the azimuth dimension
will compress the radar footprint to the resolution defined by its
time and handwidth parameters. The limiting azimuth resolution for




RADAR BEAMW I DTH
SATELL I TE YAW
SATELLITE FLIGHT PATH
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moves along its track, the earth velocity causes the radar return to
move linearly with the motion of the spacecraft (S/C) (See Figure 7).
In addition, the range of a fixed point on the earth will vary in a
quadratic manner as the S/C radar footprint moves past.
Radar returns from objects vary in amplitude as a function of the
aspect angle of the radar. This tends to give radar mapping return
a speckled appearance. The effect can be reduced by non-coherently
summing coherently processed segments of the radar footprint "waveform'
This multi-look processing reduces the final image resolution in
proportion to the number of looks processed. The bandwidth of the
processing required for each look is also proportionally reduced.
The combined effect of range migration, linear and quadratic range
walk and multiple look processing is illustrated in Figure 8.












Azimuth Resolution Element Motion
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2.2.2 Time Domain Processing




The general form of a time domain processor is shown in Figure 9.
It essentially implements the SAR processing equations with a time
domain analog of the functions. After range correlation, which
consists of a tapped delay line finite impulse response filter in a
} time domain implementation, the signal is filtered (presummed) into
bands corresponding to the looks to be processed. This serves to
greatly reduce the computation requirements of the azimuth correlators.
A simple example will illustrate the effect. Consider an azimuth
correlator with 1000 azimuth samples over the total beamieidth with
an azimuth doppler bandwidth (and sample rate) of 1000 Hz. The
number of complex multiples per second to perform a time domain
correlation is then 106 per range cell. If the signal is processed
as four looks, the bandwidth per look becomes 1000/4 and the number
of azimuth samples covering each look is 1000/16 giving a total
computation rate for four parallel look "ilters of (1000 X 1000 X 4)
10 6/16 per range cell. Thus, the computation rate is 4 inver ly
proportional to the square of the number of looks processed. The
net complex computation rate for a time domain correlator is C TABA/NL2
LOOK 1
AZIMUTF4	 OELAYCORHELATOR I 	 - I
MULTILOOK
PREFILTER







Multi-Look Time Domain Processor Functions
,a
where; TA is the synthetic aperture integration time, 8  is the
doppler bandwidth. N  is the number of looks, and a is the over-
sampling factor.
After prefiltering and azimuth correlation, the multiple looks are
summed. A time delay must be inserted in the look filter prior to
summation to compensate for the time offset of the look energy from
particular looks.
Two general types of architecture have been identified for time domain
processor and have been evaluated in Reference 1. They have been de-
signated Type A and Type 8 and we will continue to use those designations
for clarity. Type A (Figure 10) is a classical tapped delay line
matched filter in which the intertap delay lines connected serially
contain the entire SAR range swath.
INPUT
RANGE I	 FIFO	 i	 I	 I	 FIFO	 I	 I	 I	 FIFOSWATH	 MEM	 MEM	 MEMSTORE
INTERPOLATE I	 I INTERPOLATE
	 1 INTERPOLATE
OUTPUT
AZIMUTH FOCUSING FUNCTION STORE
Figure 10





























OF POOR QUALITY	 €
Type B (Figure 11) performs azimuth filtering by the construction
of parallel azimuth beam correlators, each accumulating the processed
beam over the entire range swath. The general simplicity of form for
these processors plus their minimization of memory storage makes them
candidates for the ADSP. We will develop sufficient detail on these
processors to permit evaluation on an equal hardware technology basis
with the frequency domain methods.
Figure 11
Parallel Time Domain Azimuth Processor (Type B)
2.2.2.2 Serial Time Domain Processor (Type A)
Figure 12 is a more detailed sketch of a Type A or serial processor.
The processing is segmented into processing units labeled as corre-
lator #1, correlator #2 ... up to correlator N. Each processing
unit has a FIFO (first-in, first-out) memory large enough to hold a























p QUALITYF POOR 
the FIFO memory covers the range swath plus any uncompensated rang(!
migration. The FIFO memory can be implemented with shift registers;
but random access memories which have more capacity per chip, consume
less power and are less expensive are a preferred choice. In addition,
the storage length of a FIFO random access memory is easily changed
by address control. The address control mechanism consists of a
counter, a reset control word and a comparator. On each count new
data is read into the memory and the data stored is read out. When
the count reaches the value of the ,-eset control word, the comparator
will output a signal which resets the counter to zero. Thus, the
delay (FIFO) capacity is easily changed. The memory read-modify-write
cycle time must be less than the clock period. If it is not, multiple
memory units can be multiplexed to meet the speed.
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Detail of Type A Processor
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Range migration compensation is accomplished within each correlator
by a combination of variable clock interval (range cell) shifts (Tv)
plus interpolation. Simulations indicate that a two point interpolator
will give adequate performance, but for the highest quality imagery
it may be desirable to use a three or four point interpolator. The
focusing function storage in each correlator unit is related to the
required increments of range migration compensation. Each significant
variation in focusing function, nominally every 8 range cells for the
baseline SAR mission, has an associated range migration compensation.
The total reference storage in each correlator unit is at least 4000/8
- 500 words of at least 34 bits. These bits would be assigned as 22
bits for focusing function, 7 bits for incremental range migration,
and 5 bits for the interpolator.
In addition to the variable time delay in each range migration compen-
sation memory, a fixed incremental delay is inserted to aid in con-
veniently obtaining an output summation. In effect, each correlator
segment is operated offset in time by one range cell. Then, as the
partial sums are passed from one unit to the next through register
delays they are automatically added with the appropriate delays.
In the baseline SAR system requirements, the four look prefiltering
will give a clock rate of 11/4 - 2.75 MHz for each azimuth correlator.
Obviously, the computational hardware in each correlator unit call
be operated at a higher rate and this is reflected in the three circuit
tabulations given in Table 3 for the Type A system. A typical con-
figuration fcr a 4X multiplexed correlator is shown in Figure 13.
Note also in Table 3 that the number of interconnections is modest










Multiplexed (0) Type A Correlator Channels
Table 3
Type-A Circuits -- Interconnections
G IRCUITS IMODUIE
WMN
^Ilgl CIRCUIT T Pm 5,514111
PRO STORE SK X 221 IK X d RAMS 12 26 as
PRO MEMORY CONTROL MISCELLANEOUS 10 LO 10
RANGE COUNTER COUNTERS AND REGISTERS 6 6 4
RMC AND CONTROL MISCELLANEOUS 60 TD 90
FOCUS MULT 4 MULT, 2 ADDS 15 11 19
ADDER ADDERS AND REGISTERS 16 24 26
CONTROL INTERFACE MISCELLANEOUS 10 12 14







2.2.2.3 Parallel Time Domain Processor (Type B)
A detailed diagram of the Type B time domain processor is shown in
Figure 14. Because of the nature of the architecture, a single
common interpolator unit can be used for all of the correlators.
However, this step creates a lame I/O pin requirement and the
accuracy that can be used is therefore limited. The example shown
has eight, two point interpolators feeding the input bus. Range
migration compensation is accomplished for each correlator by se-
lecting the appropriate interpolated point and gating the desired
range cell. The entire interpolation control sequence is generated
and/or stored in the Common Control Unit. As the first correlator
starts its integration process, the required RCM controls as a
function of range for the first radar PRI are applied. This control
sequence is then passed to the second correlator and the RCM
control sequence for the second PRI is applied to the first corre-
lator. This process is repeated until the last PRI to be integrated
by the first correlator is received. A similar process is used for
the focusing function store. The reference words pass serially
through the string of correlators. wnen a correlator unit completes









































Table 4 lists the circuit counts for various multiplexing alter-
natives for the Type B architecture.
Table 4
Type-8 Circuits -- Interconnections
^jgb CIRCUIT TYPES 1&	 ,j1
SELECT st I SW 22 22 22
RCM MEM AND COLT MISCEWINEOUS 16 211 96
FUNCTION STORE MEMORY 6 12 24
ADDRESS GEN MISCE11ANEOUS 10 14 26
RANGE CELL ACCUM 4K % 4 RAMS 16 32 64
COMPUx MOLT 6 MULT u 11 19
ADDER ADDERS 16 18 20
CONTROL INTERFACE MISCEUANEOUS 10 10 to
TOTAL CIRCUITS	 104 161 231
110	 INPUT 116
FOCUS IWOUT a





2.2.2.4	 Type A, B Comparison
A qualitative comparison of the Type A and Type B time domain
processors is shown in Table 5. There is not a significant difference
in the estimated cost or performance of the two approaches. Type B
offers more flexibility for variation of SAR parameters. However,
this is only true if the number of looks are held constant and the
compression factor is less than the established size. For both
systems, if the number of looks are reduced it takes significantly
more hardware correlator modules to achieve real time processing
rates and the system must be reconfigured. Our preference is with
the Type B system because of its greater programmability and
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2.2.2.5 Prefilter and Multilook Integrator
The general multilook (for four looks) prefilter situation is depicted
for the input signal to the prefilter shown in Figure 15. The signal
spectrum, which has been sampled at the sampling frequency f s , is offset
from the center by an amount foff. 
The objective is to filter the
signal into the four individual looks and decimate the sampling
frequency by a factor of four. The clutter lock circuit will detect
the offset frequency and this will be applied to the overall spectrum
(point (a)) to center it about zero (point (b)). Each of the four
individual look offset frequencies fl , f2 , f3 , and f4 are then applied
and the result is low pass filtered to isolate the individual look
bands. Since the bandwidth for each channel has been reduced by a
factor of four, the sampling rate can also be reduced (decimated).
27
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PHASE OF fofl, 11, f2, f3, 14 GENERALLY REPEATS FOR EACH PRI
Figure 15
Multilook Filtering Functions
An implementation of the filtering and decimation function is given in
Figure 16. A 32nd order low pass filter is used to achieve the de-
sired passband and ripple characteristics. This is obtained from the




where AF is the passband to stopband transition width, M is order




if we set AF - .05, and 8 2 • .01 we obtain N W 32. In the implemen-
tation of Figure 16, the decimation is accomplished by the serial to
parallel shift register tap registers operating at a reduced (4 to 1)
clock rate. The decimation is exploited by operating the filter
coefficient multipliers at the input - lock rate and accumulating four






(32nd Order) Decimate by 4
An implementation of the multilook integrator is shown in Figure 17a.
The method shown with four individual look integrators is preferred
29










STORAGE - 12 BITS x
4,000 WORDS (RANGE) x
420 AZIMUTH - 2 x 10 6 WORDS
1364 64K RAMS)
'9
over the delay line approach since less memory is used. If X is the
product of range cells times azimuth compression -amples per look,
the storage in Figure 17ais 4X. A delay line approach (indicated in
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	 OF POOR QUALITY
2.2.2.6 Time Domain Hardware Summary
Table 6 lists a hardware summary of the time domain processing
	 42
options. The totals assume 11 MHz clock rates in the correlator
modules. AlthoLO this speed is achievable, it is somewhat high for
TTL application. We feel it is practical in this instance, since it
is an on-module clock rate. Most of the module interface rates are
at one fourth this rate or 2.75 MHz. Nevertheless, the total number























































11 MHz CLOCK, ru200 CIRCUITS EACH
11MHz IN, 2.75MHz OUT
11.0MHz CLOCK, 4 CHANNELS IMODULE
4 MODULES I INTEGRATOR
500K WORDS/ MODULE
2.2.3	 FFT Convolver




two approaches: Case 1, discussed here, where the range and azimuth




2.2.5, where a two dimensional convolution is performed either inclu-
ding, or not including, the range compression function. Range com-
pression alone using FFT convolution is discussed separately in
Section 2.2.6.
fiA	 FFT azimuth correlation is accomplished by forming an azimuth matched








































filter is formed by transforming the data to the frequency domain,
multiplying by the complex reference of the azimuth focusing function
and performing the inverse transform to convert the signal back to the
time domain. The frequency transform filter thus formed performs
a circular convolution of the azimuth focusing function with the
signal data within the FFT window.
With multiple look processirg, separate frequency filters must be
provided for each look. This is done as shown in Figure 17 b with
separate spectral references for each look and separate inverse
FFT's. Because the frequency band coverage of a single look is a
fraction of the total, the frequency samples can be decimated (reduced
sample rate) prior to inverse FFT processing. In the example of
Figure 17b with four looks, the number of inverse FFT points is reduced








The ability to perform range migration compensation in the FFT
convolver approach is due to the unique relationship of range
migration and frequency coefficients in the azimuth processor
as illustrated in Figure 18. As indicated in Figure 8, the range
migration correction is a function of beam angle and the frequency
coefficients are representative of beam angle. Therefore, range
migration correction by shifting frequency coefficients in range
will correct for all of the targets with energy in that coefficient.
We have shown (Section 2.3) that for adequate performance the range
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Figure 18
Unique Relationship Between Range
Migration and Frequency
We have selected the FFT convolver algorithm for the recommended












Subarray (or step transform) SAR processing is performed by con-
verting segmented received time data to the frequency domain and
resolving the individual doppler trajectory of the map elements.
Partitioning the data into small groups or subarrays permits range
walk and other correction factors to be incorporated. This par-
titioning also enables a continuous strip map to be processed
in an efficient manner by adding only new subarray data to the al-
rasdy accumulated data and dropping the old subarray data.
SAR processing using subarrays consists of the following five steps.
1. Focus data over short subarray time.
2. Store subarray data over large array length.
3. Combine subarray outputs to form large ai-ray.
4. Compute new subarray data entering large aperture.
5. Drop old subarray leaving large aperture.
Figure 19	 illustrates the step transform algorithm. Since the data
is being continuously fed into the step transform processor, the
overlapped subarray computation can be performed as a running process.
Similarly, the output fine resolution can be computed as soon as a
full aperture of subarrays have been computed. This is also done as
a running process where new subarray data is added while the old data
is dropped.
Factors to be considered in implementing the subarray approach
include input spectral aliasing, short aperture sideiobes, and
straddling loss. These and other factors have been analyzed and are
e1scussed in Reference 3.
3
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Block Diagram of Subarray Azimuth Processor
The functional diagram of Figure 19 illustrates the subarray approach
for an infinite deramping function. The azimuth processing begins
with the application of the infinite deramping function following
range pulse compression. The reference function applied is illustrated
in Figure 20. It is essentially a continuous frequency ramp
wrapping around at the sample rate. Total frequency coverage within
the sample rate will cover the entire SAR antenna beam response
including multiple looks and guard band. A single target will
encompass the full response.
After demodulation, the data is collected in a subarray memory which
forms overlapping subarray segments which are amplitude weighted
and processed in the subarray focusing FFT. Data is then placed
in a corner turning memory whose output is first processed for range
walk compensation prior to final subarray combining. The subarray
combining data is integrated along paths as indicated in Figure 21.
Coherent integration occurs across a single look at a single coarse
azimuth frequency with multiple look, non-coherent integration
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Bulk storage in the subarray processor can be estimated by reference
to Figure 22. The integration must occur along horizontal paths for
each look. As new subarray data is received integration intervals
as a function of frequency become filled. These are then read out
and processed for fine revolution. Since the data can be discarded
after integration the minimum storage requirements for each range cell
will be contained within the four triangular patches with width
covering a look integration time and height corresponding to the
look bandwidth. Thus, if there are M subarray coefficients and N
subarrays per look the minimum storage is MN/2 or MN if a double
buffered implementation is used. For the ERSAR case, the PRF is 2500
and the look integration is 0.7 seconds. The input time-bandwidth
product is then 1750. Using a subarray size of 64 points and an
overlap factor of 2 to 1, the number of subarrays per look becomes 54.
The number of spectral coefficients used is 4/5th of 64 =52. The
minimum memory storage is therefore 52 x 54/2 - 1404 per range cell
or about 5.7 x 106 words to encompass 4086 range cells. A programmable
design of the bulk storage unit in a subarray processor is difficult
and it may simplify its control if a double-buffer arrangement can be
used. In this case the total memory would be 11.4 x 106 words.
The complex computation rate for the baseline can be estimated per look
interval per range cell as follows:
Continuous decamp function:	 .7 x 2500 = 1750
First FFT Wtg: 54 x 64 3456
First FFT: 54 x 32 x 6 10,368
Second FFT Wtg: 52 x 64 3328
Second FFT: 52 x 32x 6 9984
Total per range cell 28,886
Total per 4086 cells 113 x 106
Rate per second 168 x 106
The rate of 168 x 10 6 assumes equal computational load for the
weighting function and the FFT butterfly computations. If the
weighting is accomplished by combining it with the FFT process, half
of the weighting oraration are eliminated and the net computation rate
37
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The 2-dimensional convolution approach to SAR azimuth processing
has been divided into two parts, one in which the range correlation
is included and the second for azimuth compression only and the
2-dimensional process is applied to correct for range migration.
The latter approach also includes a hybrid FFT time domain technique.
2.2.5.1 Full Range Azimuth Correlation 2-0 Process
Two dimensional convolution as illustrated in Figure 23 is an ideal
approach in terms of computational efficicency for a siogle reference,
but the small depth of focus for a single reference spectrum results in
reduced efficiency. For example, the azimuth reference function
must be updated every 6 km of swath to maintain single look focus.
Over a 40 km swath, the reference would have to be adjusted at least
9 times it a 1024 x 4096 2-D array were used. The process also rules
out the incorporation of multilook registration in the process since
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2.2.5.2	 2-D Convolution With Ran ge Compressed Data
A 2-D convolution azimuth correlation procedure can also be employed
on the range compressed data to accomodate range walk. This fu.ction
can be done using the standard FFT algorithms (4) or other more recent
algorithms such as the fast polynomial transform (5). The fast
polynomial transform has been applied to SAR processing (6,7) and a
short summary will be provided here.
Consider the convolution of the range compressed data [a(m,n)3 with
reference [r (n,m)3 , each of size MxN* For the SAR processing in
mind, M is the number of range cells for which a single focusing
function could cover, typically 128 or 256, and N is the azimuth
coverage, typically 4096 or 8192.
From the data array [a(m,n)3 , we generate (r+l) subarrdys, where l
r - 1 + 1092 (N/M). The i-th subarray ia i (m,n)i is of size Mx(N/2'),
i v 1,2,...,1 + 1092(N /M) except array	 ao (m,n)i which is of size
Mx (M/2) . To generate [al (m,n)  , we take each row of ta (m,n )3
partition in the middle, take the sum and difference of the corres-
ponding elements:
a 1 (m,n) = a (m,n) - a (m,n+M/2 )
0 A n 0/2 - 1
a l (m,n) = a(m,n) + a(m,n+M/2)
Of the two arrays generated ^a l (m,n)^ and ^e l (m,n 1. The first one
is kept and the second is used to generate a 2 (m,n), row by row, as
follows:
a2 (m,n ) - a l (m,11)- a l (m,n + N/4)
N -1
i2 (m,n) - a l (m,n) + a l (m,n + N/4)	 T
This process is illustrated in Figure 23.
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The process is repeated r times, the last two arrays are ia r(m,n)3
and iao (m.n )3 as indicated in Figure 24. The operation takes a
total of 2MN additions.
The operation is also precomputed on the reference array tr (m.n) i
and stored.
Figure 24a. Generation of [a I (m,n i from fa(m,n)3 and
of Ea'(m,n)l from &'(m.n)j .
N
M DATA	 A
M	 Al A2	 .	 . [Ajr A'
Nit N14 M12 M12
Figure 24b. Repetition of Figure 24a Process
FIGURE 24. Polynomial Transform Operations
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Figure 25.	 First Stage of Polynomial Transform
The next step is to perform the polynomial transform of the arrays[a' (m,n )'3 and jb' (m,n)3 , i n 0, 1, ... ,r. The structure of the
polynomial transform is very similar to radix 2 FFT, except each row
in the array is treated as a single element. To illustrate with a
"DIF" structure applied to the tal (m,n)l array, we first take two
rows M/2 apart, and take the sum and difference of the corresponding
elements, i.e.,
a l
 (m,n) }a l (m+M/2 ,n )	 0 < N/2-1
The sum is left alone, but the difference is cyclic shifted (or wrapped
around) by a prescribed amount (depending on the corresponding twiddle
factor in the FFT structure) and the sign of the .crapped around
part is changed as shown in Figure 25. These two rows are put back
in the array and two more rows are taken out and cperated on in this
manner. After M/2 such operation%, the first stage is completed.
Another set of operation then commences, as in the 2nd stage of the
FFT. That is, rows that are M/4 apart are operated on pairwise.
This operation is repeated for the 1092M stages.
Al	 ^ --	 q l






The "butterfly" operation in the polynomial transform can be pipe-
lined by inserting the results back into the array in a criss-
cross manner (8), as follows. For the first stage, the first pair
is ta l (O,n)3 and Ea l (M/2,n41 the results are, for example aI(O,n)
The 2nd pair to operated on by the butterfly should be {a(M/4,n)
and ta l (3M/4.n)j , obtaining the results ^a + (M/4,n)	 and ^a
-
(M/4,n) .
Now the resulta+(O,n)3 should be stored in row 0, 	 a^(O,n)3 in row
M/4, ^a + ( M/4,n) in row M/2, and ^a-(M/4,n )j in row 3M/4.
The total number of additions for transforming the fa l (m,03 array
is N1og2M. So the total number of additions for transforming all
the ja im,n )j arrays is 2N1092M.
Again, we note that the polynomial transforms of the reference arrays
iri(m.n) 3 can be precomputed and stored.
We denote the polynomial transforms of Ea'(m,n3 and Er '(m,n)Z by
a (m,n )3 and Enm,03 respectively.
The next step is a cyclic like convolution of the rows of 1ai(m,n)^
with tr"(m,n)3 . The difference from the ordinary cyclic convolution
is that the wrapped around part has a sign change. References (6) and (7)
suggests the use of an idea proposed by Arambepola and Rayner (9) which
accomplishes the convolution via a transform algorithm that is only
a slight modification of the FFT algorithm by changing the twiddle
factors. One could, on the other hand, use the straightforward FFT
to compute the nnncyclic convolution and simply do a circular shift
and change the signs of part of the result. This step requires
2MN(log2N-3) additions and N(
	
+ log2N-3) multiplications.
Finally these (r + 2) arrays are combined to give the c clic con-
volution oi , the data Ea(m,03 and the reference Er(m,n) . This
step involves the merging of arrays of sizes Mx(N/2 i ). The merge
starta with the summing and differencing, element by element, two
smallest arrays, each of size Mx(N/2 r ) (Figure 26). The result is a
MxM array. This is then merged with the next size array (i=r-1),
using the same element by element sum and difference. This process
is continued until a final array of MxN is obtained. This is the




Merging of two MxM/2 arrays
The advantages claimed by the fast Polynomial Transform method are:
1. It requires fewer multiplications than using the FFT.
2. The process of Polynomial transformation can be performed in
parallel.
The comparison with FFT in terms of arithmetic operations are sum-
marized in Table 1 of reference 6. The number of additions are com-
parable and the number of multiplications have a ratio of approximately
5:3 in favor of the polynomial transform.
	 Bergland (10) has shown in
1968 that there is a 30% savinq in multi p lications if one uses radix
4 rather than radix 2. Recently Nakayama (11) proposed a mixed
decimation FFT algorithm which results in a 15% saving over the con-
ventional FFT for the radix 2 case. In his algorithm, the two input
butterfly computation ke y. .P' is retained. The saving in the radix 4
case is about 5N8%.
The computation of 2-dimensional transforms is conventionally carried
out by first transforming each row and then transforming each column.
^r
It has been shown (12) that a simultaneous row-column decimation
would result in a 25% saving. It is therefore possible to combine the
simultaneous 2-dimensional decimation with the other schemes mentioned
previously to obtain a substantial saving over the straightforward
FFT approach. Indeed, it has been shown (13) that a 40^150% saving
44
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possible. Needless to say, the saving is achieved at the expense of
increased complexity of the algorithm. But the polynomial transform
approach, requiring operations on row vectors of different length
also increases the complexity considerably over that of a conventio-
nal FFT. Thus, the first purported advantage of savings in arithmetic
operations is achievable with other approaches with perhaps a simpler
structure of the hardware processor. This latter point definitely
would require further study to establish.
The second advantage of the polynomial transform is also not con-
vincingly demonstrated. The arrays a i (m,n) are of different sizes,
the row sizes of successive arrays are two to one. Although these
operations can be carried out in parallel, it is doubtful that the
saving would be substantial. A considerable portion of the hardware
would be idle. Essentially the speed advantage of using parallel
operation would be about 2 to 1 but the hardware would be idling
about half of the time.
The tentative conclusion we hive reached at this time is that, in terms
of simplicity of structure, a processor based on the conventional
FFT or some minor modifications appears to be most attractive approach
for a two-dimensional convolution.
2.2.5.3 Hybrid 2-D Process
A final 2-0 process ha y been suggested by Wu and Liu (14). This
approach, indicated in Figure 27, employs FFT convolution for azimuth
correlation and a tapped delay line convolver for the range migration
correction. Ordering of data appropriately for the tapped delay line
convolver is accomplished by doing the azimuth processing with a
multiplexed FFT structure. This method, which requires a larger
memory storage, outputs data from the first FFT on a single frequency
coefficient sequential range basis. Range miqration correction can
then be applied with a tapped delay line of length equal to the range
migration. Modularity and an incremental growth and implementation are
also difficult to achieve.
In principal this method is functionally equivalent to the FFT convolver




memory required is at about 2.5 times the minimum memory storage required
in the FFT convolver corner turning memory. Since the minimum memory
storage is about 17 x 106
 words, the total impact on cost is large.
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The forward-inverse FFT frequency domain matched filter, Figure 28 is
now an established technique for digital convolution for many appli-
cations (15). Matched filtering is accomplished by spectral domain
multiplication with the inverse FFT providing the matched filtered
time domain output,
Theadvantages of the forward-invfirse FFT matched filter are well
known and include:
• A computation-efficient algorithm.
III Complete waveform flexibility.
e Adaptable to modular construction.
46
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• Precise, predictable performan r e level.	 OF P00R QUALITY
• Implementation can be adjusted to accommodate different processing
speed requirements.
• Will benefit from advanced t!-chnology developments.
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Figure 29
FFT Matched Filter System
The input data can he processed from real sampled data as might be
acquired with the intention of processing in an optical processor.
Using the FFT for providing the real-complex conversion is the most
convenient approach. If this is done the input data window is
normally twice as long, but two real channels can be processed simul-
taneously in the complex FFT window.
The FFT matched filter (range correlator) will functionally have the
form shown in Figure 29. Because the range swath interval is a fraction
of the total radar pulse repetition interval (PRI) the range data is












A tradeoff exists in setting the FFT processor parameters of an FFT
convolver. In general, the larger the size of the FFT, the more
efficient the computations. For the baseline system range processor,
the total number range samples to be processed per pulse is 4000
(range image swath) plus 475 (uncompressed pulse length) plus 86
(range migration) for a total 4561 samples. This can be processed
as a sliding aperture convolver with an FFT size of 1024 points or
as a batch processor of 8192 or 4096 points. If the maximum FFT
size is 4096, a seperate FFT of 1024 must be processed to cover the
total range interval. The net computation rate for the three cases
is given in Table 8 which shows that the most computationally
efficient size for the baseline system is the 4096 point FFT.
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Table 8
Range FFT Convolver Alternatives
CHARACTERISTIC SLIDING APERTURE MAX-SWATH PROCESSOR
AFT S IYE i 2 JA,2rRM
18192 OR 4046 + 1141
PER PUTATIONS
815121210921024  + 21
190.112►
819'1 FFT
4096121og2 8192 + 21
1114.6881
4096 + 1024 FFT
2048121092 4096 + 2 ► + 5121221
164.512►
COMPUTATION RATE
OPERA ONS 1 sac)
225 x 106 8192 FFT	 : 287 x 106
4096 + 1024: 161 x 106
2.2.6.2	 Step Transform I:inAar Frequency Modulated (LFM) Signal
Matched Filter
The step transform subarray algorithm was originally conceived as
a technique for LFM matched filter processing (16,17). The algorithm
is shown symbolically in Figure 30. A received LFM ramp is demodulated
by a sawtooth ramp with the same slope, producing CW frequency seg-
ments "stepped" by the frequency span of the sawtooth (,of) and of
length equal to a tooth (6T). A spectral analysis of the successive
CW segment produces a set of frequency response functions that are
stored in a time-frequency data reorder memory shown in Figure 32.
Data as read from the time frequency matrix along diagonals results
in a linear phase shift along the diagonal producing the "fine" range
resolution at the processor output. Weighting is applied prior to
the second FFT to reduce range sidelobes.
The step transform pulse compression technique provides a natural
segmentation of data as a function of range. It offers a means of
applying range migratin.n compensation to small blocks of range
samples. Its main disadvantage is that it is not universally pro-
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Step Transform LFM Range Pulse
Compression Processing





2.2.6.3	 Digital Tapped Delay Line Correlator
Tapped Delay Line Pulse Compression Filters - The output y(t) of a
matched filter implemented via convolution of an input signal s(t)
with the impulse response of the matched filter h(t) = x(-t), where
x(t) is the transmitted waveform, is:
y(t)	 f	 S(r)H* ( t-r)d'r
o0
The signal and filter functions are generally represented as complex
inphase and quadrature samples for sample data operations. Thus, a
physical realization of the filter function must accomodate the
comp lex multi p lication operation.
(a + jb) (c - jd) = ac + bd + j(bc - ad)
A tapped delay line matched filter then takes the form of Figure 32.
The total number multipliers is over 4(TW) ` where TW is the time band-
width product of the waveform. With a maximum TW product of 660 for
the ADSP, the total number of taps required is 765.
A time domain range processor is very simple to use. It is only
necessary to input the radar waveform of arbitrary length into the
reference register together with the appropriate number of zeros.
If a single unit is used as in Figure 32, however, it must operate at
a clock rate of 11 MHz. The system would be partitioned into 130
modules with up to 200 circuits per module all operating synchro-
nously at an 11 MHz clock rate. The total number of circuits for
the range correlator would in this case be about equal to the total









'erne Domain Range Convolver Controls
2.2.7 Algorithm Study Summary
A graphical depiction of the SAR baseline system performance para-
meters for the azimuth processor are given in Figure 33. It shows
the relationship of the total beam integration time of 28 seconds
to the radar PRF. The time-bandwidth product per look is 0.7
seconds times 500Hz = 350. Using these parameters, a comp-irison was
made of the azimuth processor memory size and computation rate for
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The results are given in Table 9. It shows results as generally
expected with the subarray approach having the lowest computation
rate and the time domain processor exhibiting the smallest memory.
However, the computation rate of the time domain processor is much
higher than the other approaches. This high computation rate
translates into hardware as demonstrated in Section 2.2.2 and
eliminates the time domain approach as a contender. The tradeoff
between complexity of control and hardware is a factor between the
FFT convolver and subarray approaches.
The 2-0 convolution approaches have not been included since they are
similar to the FFT convolver algorithm. In the approaches using 2-0
convolution of range compressed data the question is of the relative
advantage of 2-0 convolution for range migration compensation versus
range interpolation. Simulation results presented in Section 2.3
indicate that a simple two point interpolator will give an adequate
integrated sidelobe performance level. A four point interpolator
is close to the ideal and its implementation in the selected design
is not a computational burden.
Based upon its greater ease and completeness of programmability and
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its lower cost for development, the FFT convolver algorithm has
been selected for the ADSP recommended design. Further details
of the design and selection issues are given in Section 6.5, The
design and architecture have also lent themselves to the selection
of the FFT c,onvolver for the range processor.
Table 9
Look-Parameter Azimuth Processor Variations
for Baseline SAR System
CONVOLTVER SUBARRAY TIME DOMAIN
LOOKS COMP
COMP COMP
RATE MEMORY RATE MEMCiY RATE MEMORY
1 306 67.1 171 45.6 77,000 28.0
2 276 .33.6 160 22.8 19,250 14.0
4 245 16.8 148 11.4 4,813 7.0
8 215 1	 8.4 138 5.7 1,203 3.5
• COMPUTATION RATE IN MILLIONS OF COMPLEX
OPERATIONS PER SECOND
MEMORY STORAGE IN MILLIONS OF WORDS







The selection of a signal processing configuration for the ADSP
required the determination and comparison of the relative performance
of each candidate algorithm. The analysis /simulation of the algorithms
is described in this section. The simulation results permitted cost
versus performance tradeoffs. A design requirement that was particu-
larly important in the tradeoffs was the integrated sidelobe level
(ISL). A design goal of -20 db ISL in two dimensions (range and
azimuth) was established as a minimum requirement.
2.3.1	 Performance Procedure
The organization of the simulation was broken into two parts. The
first part is the generation of a representative time signal of
interest. The second was the processing of the signal using two
different algorithms, the FFT-convolver and the step transform sub-
array.
2.3.1.1	 Generation of the time Signal
The objective of the first part of the simulation was to generate the
time response of a point target. The simulated target was assumed
to have already been matched filtered in the range dimension by FFT
convolution. The range response was Hamming weighted and was evalua-
ted exactly at the sampling points. If the target peaked at a non-
sampled point, the response at the sampling points was generated re
lative to the peak. The phase of the target was generated using
^(+.)a ,Z^V l t a/7K
where V is the velocity of the spacecraft (assumed to be a constant),
'	 t is the relative sampling time,a is the wavelength of the transmitted
pulse, and R is the slant range to the point source.
The effect of the range migration was obtained by displacing the
Hamming weighted function. Range migration is composed of linear
and quadratic components. The linear range migration component is
primarily due to the earth's rotation. The quadratic component varies
in a non-linear manner as a function of beam angle. Figure 34 shows











Quadratic and Linear Range Migration
Linear range migration is simply a slope parameter in the simulation.
The quadratic displacement is given by
where V is the velocity of the spacecraft, t is the relative time, R
is the slant range, c is the velocity of light, and B is the band-
width of the system. Figure 35 shows the relationship between the
quadratic range migration ( 35a) and the corresponding linear FM
function ( 35b). The maximum range, Pin, in Figure 35a corresponds to
the maximum and minimum frequencies ( +fm/2 and -fm/ 2) in Figure 35b.
The minimum range migration corresponds to the zero crossing point of
Figure 35b. The signal is present along limited portions of the
spectrum as a function of time and generates a linear FM (LFM)
response. The generated signal migrates to different range cells as a
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Figure 35
Generation of the Time Signal
2.3.2 FFT - Convolver Algorithm
2.3.2.1 Range Migration Compensation
The FFT-Convolver SAR processing algorithm was simulated first. in
this approach, the azimuth data is transformed to the frequency
domain along constant range lines. In Figure 35a, the transform is
performed along the horizontal lines. Since the energy of a point
source is dispersed into different range lines, compensation must be
provided prior to matched filtering in the azimuth direction. Figure
36 shows the Fourier transform of N range cells. The compensation
for the range migration consists of moving the Fourier coefficients
into the proper range cells. The number of ran, migration cells is
equal to
	
^j 2 k nz /9'V Z iLr-
where Ais the wavelength of the transmitter, R is the minimum slant
range, V is the velocity of the spacecraft, R  is the range cell
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Figure 36
Range Migration
The amount of range walk as a function of frequency allows for the
proper alignment of he coefficients.
The simpliest adjustment to the coefficient would be to simply
slide the data by integral steps ( 8). For oxample if the migration
for a given coefficient were 5.4 range cells then the data would be
obtained from the coefficient 5 range cells offset. For a migration
of 6.1 range cells, the data would be obtained from 1 range cells array.
This method, while simple, would tend to cause some output distortion.
Interpolation of the data shift eliminates the effects of the dis-
continuities of integral transfers. Interpolators of two, three and
four points were simulated. Table 10 gives the equations of the
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2.3.2.2	 Azimuth Matched Filter
Following the range walk compensation, each of the range lines are
matched filtered by multiplying the transform of the azimuth focusing
function. The azimuth focus function has a linear FM slope of
a - 2I'V2/R 1
and -fgth determined by the maximum integration line. The simulation
has the option of applying a non-unifc m weighting across the time
response of the azimuth matched filter. The location of the time
aperture of the azimuth matched filter depends upon which of the four
looks is being processed.
2.3.2.3 Weighting
Figure 37 outlines the terms that are used in the discussion of the
simulation and results. The waveform in Figure 37 represents the
compressed response in both range and azimuth. The mainlobe of the
response can be defined in a number of ways. The most cominon de-
finitions use widths about the peak to the 3 db points, 6 db points
or to the first nulls. Sidelobes are then defined as everything that
does not lie within the mainlobe. The peak sidelobe level versus the
peak mainlobe (PSL/PML) is defined as the largest value found outside
the mainlobe divided by the largest value found within the mainlobe,
usually expressed in db. The integrated sidelobes versus the integrated
mainlobes (ISL/IM.) is defined as the integration of the region not
found in the mainlobe divided by the integration of the mainlobe region,
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again usually expressed in 1 dB. The PSL/PML and the ISL/IML can be given
for one or two dimensions. The one dimension (1D) case uses a single range
line containing the mainlobe peak. The two dimension case (2D) is the two
dimensional plane of azimuth and range. ' ;eing the definitions of Figure 31,
Table 11 gives a brief review of differe,- t. ,ighting functions. Weighting
selection represents a compromise between resolution or width of the peak
response and sidelobe levels. This is clearly seen in comparing the increase
in the mainlobe width (3 dB and null columns of Table 11) to the decrease
in peak sidelobe and integrated sidelobe levels (the columns labeled PSL/PML
and ISL/IML). The results of Table 11 were obtained using a signal aperture
of 64 samples and a total time history of 1024 samples (the rest of the
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v	 r^^
D I SCRETE SAMPLES
PSLIML -- PEAK SIDELOBE VERSUS THE MAINLOBE (dB)
ISLI IML -- INTEGRATED SIDELOBES VERSUS THE INTEGRATED
MAINLOBE (dB)
• 1D -- ALONG AZIMUTH DIRECTION
• 2D -- ALONG AZIMUTH AND RANGE DIRECTION
• MAINLOBE -- POINTS LYING WITHIN THE FIRST NULLS
FROM THE PEAK
• S I DELOBI: -- ALL POINTS NOT IN THE MAINLOBE
a 3 dB -- W I DTH OF THE MA I NLOBE AT THE 3 dB POD NTS
• 6 dB -- WIDTH  OF THE MAINLOBE AT THE 6 dB POINTS





Ideal Characteristics of Weighting Functions
LENGTH: 64 FFT: 1,024
TYPE PSL IML I SL /IML 3 dB NULL
RECTANGULAR 13.26 9.68 1.0 2.2
HAMMING 42.48 34.42 1.5 4.5
BARTLETT 26.53 25.30 1.5 4.3
HANNING 31.50 3291 1.7 4.5
BLACKMAN 5&14 58,89 1.9 6.6
25 dB TAYLOR 24.34 18.96 1.2 3.0
30 dB TAYLOR 30.98 23.55 1.3 3.4
35 dB TAYLOR 35.93 27.69 1.3 3.7
r
•PSL/ML -- PEAK SIDELOBE TO MAINLOBE RATIO IdBI
• ISL/IML -- INTEGRATED SIDELOSES TO INTEGRATED MAINLOBE IdBI
•3 dB -- RELATIVE WIDTH OF MAINLOBE TO 3 dB POINTS
•NULL -- RELATIVE WIDTH OF MAINLOBE TO FIRST NULL POINTS
2.3.2.4 Time Domain Output
The final processing of the signal In the azimuth FFT convolver is to
apply the inverse Fourier transform to obtain the time domain response.
In the simulation, the time domain output is not decimated as would
be the case in an actual signal processor. This reduces the measure-
ment error since the nondecimated output provides a higher output
sampling rate.
2.3.2.5 Interpolation and Weighting Simulation Results
A number of simulation runs were performed to measure the peak sidelobe
levels and the integrated sidelobe levels for different order
interpolators. The system parameters used in the simulations were a
constant spacecraft velocity of 7.45 km/sec, a slant range of 850 km,
22 MHz sampling rate in the range direction, a pulse repetition rate
of 1.6 kHz and an azimuth coverage of 4096 pulses. The signal was
placed in the middle of the scan and the scan was processed for four
looks. The radar system pulse bandwidth in the range dimension assumed
to be 19 MHz (over-sampling in the range direction by 1.16). The




CASE 1: NO INTERPOLATION
10	 20
LOOK	 ISLIIML	 ISLIIML	 PSLIML
1	 26.3	 12.4	 19.8
2	 27.8	 12.6	 19.6
CASE 2: FOUR POINT INTERPOLATION
10	 2D
ISLIIML	 ISLIIML	 PSLIML
1	 31.1	 28.9	 35.8
2	 328	 32.6	 36.3
MEASUREMENTS IN OB
NAMING WEI6HTING
Table 12 summarizes the performance obtained by inco"porating a four
point interpolator with range migration compensation. Since the signal
was placed in the middle of the scan, look 3 has the same results as
look 2, and look 4 the same as look 1. Looks 3 and 4 are thus not
shown in Table 12. Table 12 shows that the ISL/IML performance is
improved by the four point interpolator over no interpolator in one
dimension only (column labeled '1D') by only 5 d^ at a 30 db level.
The improvement is of the order of 20 db however when a two dimensional
integration is examined (column labeled '2D'). The peak sidelobe
level versus the mainlobe occurs in the ene dimensional line and is
thus the same for either 1D or 2D (column labeled 'PSL/PML'). The
large degradation in the ISL/IML with no interpolator is expected.
Shifting of the Fourier coefficients without interpolation results
in discontinuities that raise the level of the sidelobes in the range
cells surrounding the signal.
The results in Table 12 were obtained using a Hamming weighting function
across the azimuth matched filter. Table 13 illustrates the reason
for using a wei ghting function to reduce the sidelobe levels at the
expense of a reduction in the resolution in a simulation. If no
weighting were employed, the results would be ambigious on the need
for an interpolator in the processor. The column labeled 'Rect' shows
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only a 1.5 to 2.0 improvement for the interpolated case. What has
happened is that the high sidelobes of the rectangular weighting
function (window) have contributed to the integrated sidelobe. Using
a window with greater sidelobe suppression provides results which are
sensitive to processing differences. A triangular window ( column
labeled 'Triangle') suppresses the PSL/PML level of the window to
27 db from 13 db for a rectangular window and also the falloff of the
sidelobes is at a 12 db/octave rate versus 6 db/octave for rectangular.
The mainlobe increases by approximately 40%; however, the difference
due to processing can now be seen. The ISL/IML difference between
no interpolator and a four point interpolator is approximately 12 db.
Using Hamming window which has a PSL/ML of 43 db, a falloff rate of
6 db/octave and an ISL/IML of 34.42 db, the processing difference is
seen to increase to approximately 20 db (column labeled 'Hamming').
Considering that the theoretical ISL/ML for a rectangular window is
9.68 db and a PSL/ML of 13.26 db, the effects being seen in the "rect"
column for the no-interpolation case are largely due to processing
(the ISL/IML is approximately 8 db), while for the four point
interpolator it is the window (the ISL/IML is 9.7 db). On the other
hand, both processor's performance is being measured when the Hamming
window is used.
Table 13
Effect of Weighting Functions, FFT Convolver
1 CASE 1: NO INTERPOLATION
LOOK	 RECT	 TRIANGLE	 HAMMING
ISLI IML IPSLIML)	 1	 1.8113.51	 12.4 (19.8)	 12.4 (19.8)
2	 8.1 112.8)	 -	 12.7 (19.6)
AZIMUTH RESOLUTION 	 1	 1.4
RANGE RESOLUTION	 CONSTANT
CASE 2: FOUR POINT INTERPOLATION
LOOK	 RECT TRIANGLE HAMMING
IPSLIML IPSLIML) 	 1	 9.8(13.5) 24.0 (26.7) 29.1 135.8)
2	 9.7 (13.2) 25.1 127.01 32.8136.31
AZIMUTH RESOLUTION 	 1 1.4 1.4
RANGE RESOLUTION	 ---- CONSTANT
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r2.3.3 Step Transform - Subarray Approach
2.3.3.1	 Description of Subarray Simulation
The second algorithm simulated was the step transform-subarray. The
first step in the process after range compression is the derrmping
of the complex time signal by the azimuth reference LFM. The deramped
signal is then sectioned into subarrays. The number of samples in
	
l	 each subarray and the amount of overlap between the subarrays were
systems parameters examined in the simulation. An example of a sub-
	

















After forming the subarrays, each subarray is transformed into the
frequency domain using an FFT. The subarrays are then phase corrected
using a correction factor of e X p (-j2'1'Z kd/N) where k is the FFT
coefficient number, d is the displacement between subarrays and N is
the length of the FFT. The original signal has been transformed
into a three dimensional array with the Fourier coefficients on one
axis, the subarray number on the second axis, and the range cell
number on the third. Figure 39 shows a two dimensional slice of the
CAF PUU: {^i,': ;—Ty
t	 1st COEFF -- DC TERM
2nd COEFF --A






1 2 3 4 SUBARRAY A R R+1
three dimensional array with the range dimension fixed and the FFT
length 64.
COMPUTE THE FIRST FFT (EXAMPLE 64 LENGTH)
33rd COEFF -- TO
A - fsl LENGTH OF FFT
fs - 11T - SAMPLING FREQUENCY
Figure 39
First FFT in Subarray Approach
Assuming that the signal depicted in Figure 39 has no range migration,
then the deramped subarrayed signal would appear entirely in the
plane. If for example, the difference between the deramping reference
and the signal was exactly 3j& and the signal began at the 256 sample,
then the fifth subarray would be the first to see the signal and its
transform would have the fourth Fourier coefficient as the highest of the
64 coefficients (assuming no other signals are Dresent). The, fourth
coefficient would be high for each subarray in which the signal was
present. In the case where the signal exactly matches the reference,
the first (DC coefficient) would be the highest of the 64.
However, the signal does not stay within a single range cell. The range
migration traverses a quadratic function in the third dimension. Consider
three signals, one that exactly matches the reference, one that is
delayed in time ty an amount which corresponds to the signal peaking in





equal to the third coefficient. These three signals are depicted in
Figure 40a as 0, ANT and 2 AT delay from zero time. Assuming that the
first signal begins at the first sample, then the first coefficient
of the first array would have to be range corrected the maximum
amount. The first coefficient of the 2nd subarray would be corrected
according to the range migration correction formula used in the FFT-
Convolver approach. The amount of range migration and correction would
diminish as the higher number subarrays are addressed until the
subarray corresponding to the zero time of Figure 40a is addressed.
This point is shown as the first point on the zero correction line
of Figure 40b. The correction would then increase to the maximum.
S:-.e the signal was assumed to be matched to the reference, then all
of the correction is applied to the first Fourier coefficient.
TARGET SPACING OF AT IN SAME RANGE CELL
Figure 40a
Migration of Target-Across Subarray
♦ i,
1'111 11 ICI, N
Figure 40b
Deramp and FFT the Subarrays
P11u11111:ES IN I1 IiRAI
tiI1RARI1AV Fill Out N0
SI IIPI
;AME Cis 11REC1ION APPI It 0 ACROSS SURARHAY kI. M1.NTS
Figure 40
Subarray Range Migration Correction
The second signal in Figure 40a would first appear at a subarray
number corresponding to the time delay A T. Once the signal starts,
the correction function would proceed from the maximum amount down











first signal. The only difference is that the r;orrection is per-
formed on the 2nd FFT coefficient. The third signal would have the
same correction performed on the 3rd coefficient. Figure 40b depicts
the correction across the subarrays as the straight lines labeled "contour
of maximum correction", "zero correction", and "maximum correction".
The slope of the parallel lines would be given by
slope $ (i s 2 7) /(NL& LFM A )
where f s is the azimuth sampling frequency, N is the subarray length,
T is the total time that the signal is present, j& LFM is the total
change in the LFM reference and d is the number of points that the sub-
arrays, overlap. The correction scheme used for the range walk is no
different than that used in the FFT-Convolver algorithm. The data
is shifted in integral amounts for no interpolation and is interpolated
between points otherwise.
The final part of the processing in the subarray approach is to per-
form the focusing FFT. The same slope that is used in the range
migration correction is used to address the subarrays for the focusing
FFT. In the case of a non-integral slope, the nearest subarray is
chosen. The signal is then padded with zeros which minimizes the
measurement errors of the analysis. The FFT is computed and the proper
coefficients are selected from the FFT. Each set of coefficient are
abutted to form the output. The selection of the proper coefficients
is analogous to a comb filter bank where each output filter is tuned
to only certain center frequencies and a given bandwidth about them.
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Figure 41
Coefficient Selection
2.3.3.2	 Subarray Simulation Results
The first issue to be examined in the step transform subarray algorithm
is the amount of overlap required between successive subarrays. The
results of the simulation of two overlap cases is given in Table 14.
Case 1 is an overlap of 4 to 1 and case 2 is an overlap of 2 to 1.
That is, case 1 represents a subarray spacing of one fourth of the
subarray length and case 2, a subarray spacing of one half its length.
The column labeled 'COEFF' is the FFT coefficient output by the focusing
FFT (second FFT). The parameters for the second or focusing FFT were
chosen so that both cases had the same number. The 33rd coefficient
in column 'COEFF' corresponds to the DC component of the good coefficients
and the 65th the last valid coefficient. These two coefficients
represent the extremes with the other 32 coefficients lying between.
As can be seen from the 'ISL/IML' colimns, the greater the overlap
or subarray sampling rate the better the performance. Increasing the
overlap increases the spacing between the main subarray lobe and its
grating lobe caused by subarray sampling. 	 However, higher overlap










Averaging ever the 64 coefficients for case 2, the average per-
formance is found to be 25.6 db for 2D ISL/IML which is well below




CASE	 COEFF ISLIIML PSLIML
1	 65 32.0 40.7
33 37.0 42.5













*BOTH FFTs HAMMING WEIGHTING
*LOOK 2
*AVERAGE I SLI IML FOR CASE 2 OVER 64
COEFFICIENTS 25.6 dB
The Affects of the grating lobes on the subarrays can also be reduced
by a proper choice of the weighting function across the first FFT. The
window is chosen to place a null near the grating lobe. Table 15
shows that a 30 d6 Taylor w0 ghting will meet the requirements.
The table also shows that optimum performance with the first FFT
weighting function is achieved by a careful balance between mainlobe
width, which affects the amplitude of the output grating
lobe, and sidelobe level which sets overall ISL /IML.
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Table 15
Effect of Weighting of First FFT
in Subarray Procoss
2D
TYPE COUF ISLIIML PSLIML












"30dB TAYLOR WEIGHTING WILL MEET THE REQUIREMENTS
2.3.4	 Performance Comparisons
Having chosen the parameters , hich will meet the requirements for
the different algorithm the relative performance between algorithms
is shown in Table 16. Table 16 shows the performance with and with-
out the addition of linear range migration to the quadratic range
migration. The effects of interpolator complexity is also summarized
in Table 16. For the FFT/Convolver approach a 2-point interpolator
would seem to be adequate since 13 db of 18 db of the processing
improvement compared to no interpolator has been obtained. For the
subarray approach a 3-point interpolator appears adequate. The in-
tegrated sidelobe values in Table 16 for the subarray system have
been averaged over all valid coefficients out of the focusing FFT.
Table 17 shows that doubling the amount of linear range migration does
not affect the performance for the FFT convolver algorithms.
The reason that the subarray case in Table 16 with linear migration
and no interpolator provides better performance than the quadratic





Linear Range Migration (24 cells)
1 COMPUTATI ON OF I SL I I ML W I TH LI NEAR RANGE MI GRATI ON OF 24 CELLS
ADDED TO QUADRATIC (7 CELLS)
LINEAR INTERPOLATOR POINTS
MIGRATION 0 2 3 4
FFT	 NO 12.4 218.3 29.9 32.1CONVOLVER	 YES 12.4 25.8 27.6 30.5
SUOARRAY	 NO 12.5 - 24.6 25.5
YES 13.6 19.1 24.4 25.4
DATA TAKEN FOR LOOM 2
Table 17
Linear Range Migration (40 cells)
1 ISLIIML WITH A LINEAR RANGE MIGRATION OF
40 CELLS ADDED TO QUADRATIC (1 CELLS)
1 FFTICONVOLVER APPROACH
INTERPOLATION 2D
POINTS LOOK I SLII ML (PSL1
0 1 -12.4 (19.7)
2 -12.4 (19.7)
3 -12.4 ( 19.8)
4 -12.4119.7)




4 1 -29.9 (37.7)
2 -30.5 (38.5)
3 -30.5(37.3)
4 -28.2 ( 35.1)
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2.4 Technology Survey
Technology is an important consideration in the design of the ADSP.
The three principal areas designated; digital integrated circuits,
digital architecture and software encompass the major design issues
related to the system. This section summarizes the stuc°y,evaluation
and projection of these technology issues for the ADSP and future
SAR systems.
2.4.1 Digital Integrated Circuits
2.4.1.1 Survey of Integrated C-rcuit (IC) Manufacturers
Keys to the determination of IC technology available for the AOSN are
the current and future plans of semiconductor manufacturers. An
industry survey was conducted to determine plans and projections in

















Information relative to technologies, memory size and configuration,
LSI-VLSI logic functions, speed, power and cost were requested for
the 1983-85 time frame. For post 1985 projections on technologies,
line widths, gate deeasity, speed, and power were requested with
specific projections on memories, arithmetic functions and micro-
processors.
Several of the companies surveyed declined to respond due to company
policies on the release of long range plans. A summary of the results
is contained in Tp hle 18-20 and includes current technology, firm
plans -'1983-1985., projections 1983-85, and post 1985 projections.




	 IC Technology Trends
The IC technologies in current use span a large gamut of semi-
conductors. These include the high speed emitter coupled logic (ECL)
line to the low power, relatively low speed complementary metal oxide
semiconductors (CMOS) and integrated injection logic (I 2L). Bipolar
transistor-transistor logic (TTL) with Schottky and low power Schottky
(STTL, LSTTL) versions are the dominant semiconductor technologies now
used in digital logic. N-channel MOS (NMOS) is the dominant large
memory technology and silicon on sapphire (SOS) is used primarily for
specialized military and space applications.
As digital logic moves to shorter channel lengths we can expect
changes in the technologies used. Although we can expect the same
technologies to be in general use through 1985 we will see a definite
shift toward narrow channel CMOS replacing TTL and ECL because of its
low power, with high speed, capability.
In the post 1985 time frame the principal technologies will be NMOS and
CMOS with CMOS/SOS possibly moving into some general commercial
application.
There is general agreement that CMOS will have emerged as the prime
digital semiconductor technology because of its inherent low power
dissipation. As line dimensions of CMOS circuits decrease, the speed
also increases. CMOS circuits have been fabricated with 2 micron
dimensions giving average gate delays of 1 nsec. When p.•ojecting
up to 50,000 or more gates per chip, the power dissipation per gate
must obviously be low to prevent thermal breakdown. At line
dimensions of 1 to 2 microns and less the speed and power advantages
of CMOS/SOS over CMOS are diminished, particularly when using oxide-
isolated CMOS technology.
Although CMOS has been indicated to be a post 1985 technology, it
could happen much faster than that. There is a growing realization
of the speed-power advantage of advanced CMOS in the industry-and
increased investment. When the cost of the CMOS circuits meets the
NMOS ichnology costs, it will definitely be the choice because of
its lower power which simplifies vhe power supply design, cooling
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requirements and packaging system.
The impact of the post 1985 technology on SAR processing will be in the
feasibility of on-board processing provided by low power, dense
memories, and VLSI with low power per gate provided by CMOS.
Gallium arsenide (GaAs) can also be expected to emerge as the high
l	 speed technology in the post 1985 time frame. Research efforts w1tlh
	
4
GaAs have produced GHz functional logic e;ements and A/D converters.
2..4.1.3 Random Access Memories
Random access memories have been broken down into dynamic and static
categories. Ii, can be noted that for the ADSP, static RAM's are
preferable since- the synchronous nature of thF-w input and output data
is more easily controlled with static RAM starage. In general,
dynamic RAMs are less costly on a per-bit basis. Current static RAM's
are much faster, consume more power and, in accordance with general
trends, cost more per-bit for the higher speed capability.
Table 18
Random Access Memories
CURRENT 1983-1985 1983-190 POST 1985
TECHNOLOGY FIRM _ PROJECTIONS PROJECTIONS
TO 64K 64K 128K-512K 64K-IM
X1 x4 0, x1 x8, x16 -
100-300 200 50-200 50-100






POWER (mW )(ACTIVE/ STANDBY)
COST IBIT (0) 0.1	 0.04-0.1	 0.02-0.1
STATIC	 SIZE TO 16K
CONFIGURATION x1, 0, x8
ACCESS Inset) 50-100
POWER 6601100
COST/ BIT (a) 0.1-0.4
16K-64K 64K-256K	 64K-1M















The 1983-85 projections generally continue to follow the "Moore
curve" of memory development first observed by Gordon Moore of
Intel Corporation. It shows memory capacity per chip doubling
every year. Perhaps more significantly; the cost per bit is pro-
jected to drop significantly, at least by some companies, in this
time frame. In addition, the memory size firm committments of
manufacturers is probably conservative. Figure 42 shows the state
of the art for developmental memory circuits which is currently
(mid 1981) 256 K bits for bulk CMOS. There is about a two year
delay between development and commercial introduction. Based on
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Figure 42
Memory Chip Capacity Trends
r:L.
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Memory cost trends are shown in Figure 43. Both chip costs and
installed memory costs are included. Chip costs should be close
to the 0.01 cents per bit level in 1985. This translates to about
$50,000 for the chip costs of the corner turning memory of the ADSP
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Figure 43
Memory Costs /Bit Trends
2.4.1.4 EPROMS, PROMS, ROMS
An essential part of the ADSP processor are the programmable --,iemories
used in the control firmware of the processor. Projection of circuit
capabilities for erasable programmable read only memories (EPROMS),
programmable read only memories (PROMS) and mask programmable read


















	 CONFIGURATION IK 1 4 W8 ROTS
PER WORD
ACCESS (used	 45-100
COST! BIT (Q1	 0.3











TO IMROMS	 SI7_E	 TO 64K	 64K-128K	 512K
EPROMS are fabricated with MOS technology and although there are
a wide variety of configurations available, they are generally too
slow for convenient application to the ADSP. PROMs on the other hand,
are made with bipolar technology and are much higher in speed although
not as large. However, the maximum size PROM, 16K in up to a 2K X 8
configuration is applicable to an FFT signal processor.
A mask programmable read-only memory chip (ROM) may be applicable to
the ADSP. The size and speed of ROMs of up to 64K are applicable,
and if the set-up charges are sufficiently low to be offset with the
quantities required in the ADSP it is the preferred direction.
2.4.1.5	 IC Logic Functions
IC logic function projections are summarized in Table 20. Particularly
noteworthy to the ADSP (and all other signal processing application) is
the expected emergence of various "FFT chips" in the 1980's. These
circuits will make the principal computation requirement in the ADSP
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Most of the new logic circuit development in recent years has been
directed toward microprocessor development. High speed LSI
arithmetic circuits applicable to signal processors have not been
developed to the extent possible. TRW has marketed a number of
LSI arithmetic components which meet signal processing needs. Chief
among these are a line of parallel multipliers of up to 24 bits.
The 16 X 16 bit multiplier has a speed o-,' about 100 nsec. TRW is also
planning to release a floatin g point adder circuit by early 1982
which could be a key component in the ADSP.
Another circuit of special interest to the ADSP is an error detection-
correction circuit. Because of the large memory in the ADSP, it may
be desirable to employ error detection and correction to increase re-
liability.
2.4.1.6 VHSIC
Perhaps the most significant development effort now underway for the
future of signal processing technology is the Department of Defense




The product of the number of gates on an IC and the clock frequency
is a figure of merit for integrated digital logic that is particularly
useful in assessing computing or signal processing power. The long
term goals of the DoD VHSIC program is to achieve a gates-times-clock
rate of 3 x1012 . This goal is compared to a number of advanced
technologies in Figure 44a. All of the technologies shown are or were
candidates for achieving the VHSIC goals.















1	 10	 100	 1K	 10K	 100K
LEGEND
	 GATESICHIP
GaAs TED — GALLIUM ARSENIDE TRANSFERRED ELECTRON DEVICE
GaAs FET — GALLIUM ARSENIDE FIELD EFFECT TRANSISTOR
ISO — ECL — DIELECTRICALLY ISOLATED EMITTER • COUPLED LOGIC
-CMOS/SOS — COMPLEMENTARY METAL OXIDE SEMICONDUCTORISILICON ON SAPPHIRE
30	 — TRIPLE DIFFUSED BIPOLAR
OCCL
	 — DIGITAL CHARGE COUPLED LOGIC
Figure 44 a
Comparison of New Technologies on
Clock Rate - Gate Basis
The VHSIC program objectives include a shrinkage of the circuit
geometric dimensions from 5 microns to 1.5 microns over 3 years
and to 0.5 microns over 6 years. The scaling theory for circuit
performance indicates that this size shrinkage will provide lower
power-delay products. For example, in CMOS circuits, the basic
geometric performance parameter is the transistor channel length,
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Lc . With power dissipation proportional to LC  and the delay to
1/Lc , the power-delay product is thus proportional to Lc.
The projected VHSIC circuit capabilities will permit chip imple-
mentation of advanced signal processing functions un a chip. All
contractors selected for the VHSIC Phase I programs have objectives
which are oriented toward signal processing.
2.4.2 Digital Architecture
An overview of digital architecture approaches was developed in relation
to the functional characteristics of the ADSP. These functional




RANGE PROCESSOR AZIMUTH PROCESSOR
NATURAL PARTITIONING I RADAR PRI I RANGE CELL
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The first functional feature, natural partitioning, refers to par-
titioning approaches based on the synthetic aperture radar processing
algorithms or the inherent radar operation. For example, a natural
partition in the range processor is the radar PRI (pulse repetition
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interval) during which a single radar pulse is transmitted and
reflected signals from the range swath coverage are received.
Programmability must be incorporated for the range and azimuth
cesses as indicated in Table 21. A major re.40 cement is bulk
storage which occurs primarily in the azimuth processor. The size
of the bulk store, required for range-azimuth corner turning, is
determined by the product of the range cells and pulses coherently
integrated with the number of looks and signal overlap also invol-
ved. It is also dependent upon the algorithm employed.
The major functions listed in Table 21 constitute the well defined
functions for range and azimuth SAR processing. A programmable
processor capable of performing all of these functions will by its
nature have functional capabilities not listed. Modifications in
processing algorithms should therefore be possible.
Several basic architecture approaches were investigated for the ADS?:
pipeline, parallel, SIMU (single instruction stream-multiple data
stream), cross-bar, and various multi-bus architectures.
2.4.2.1	 Pipeline Processor
A pipeline processor using the FFT convolver processing algorithm
is shown in Figure 44b.It has the primary feature of minimizing
hardware both memory and arithmetic processing elements. All
elements of the pipeline operate simultaneously and the control is
fairly straight forward. It can be programmed for changes in the
waveforms or focusing function via the spectral reference functions
and the FFT size. The arithmetic and memory can be scaled to match
the word size as the signals progress through the pipeline. However,
this approach is not usually followed since net cost reductions are
generally realized if fewer design variations are used. Techniques
for reliability enhancement include providing for interchangeable
pipeline segments and the incorporation of extra FFT stages in the
pipeline which can be switched into use when a failure occurs at
any particular stage. Growth to higher capacity systems must be
done by the addition of complete, parallel pipeline systems.
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MEMORY	 8142	 CORRECTION	 2048
I	 I	 ANO BUFFER
1 MEMORY: CTM + RMC + 14K
1 FFT STAGES: 46
1 PROGRAMMABILITY: COMPRESSION RATES, PIPELINE ADJUSTMENTS
1 RELIABILITY ENHANCEMENT: SWITCHED FFTS OR FFT STAGES
1 MODULARITY: PARALLEL SYSTEMS
Figure 44b
Example ADSP Pipeline processor (FFT Convolveri
2.4.2.2 Parallel Processor
An approach to implementing the ADSP with parallel processors is
shown in Figure 45. In this case, a total of 52 programmable FFT
processing units are used to compute the required FFT computations.
In the range correlator, each unit is capable of processing a com-
plete single pulse range scan. Successive pulses are inputted to
successive processors and the total number is set to operate on the
total processing load at an internal clock rate of 8 MHz. The azimuth
correlator is different in that each parallel unit handles a fixed
segment of range cells. This permits the bulk corner turning memory
to be divided equally and allocated to the respective parallel
azimuth processors. An FFT convolver function is inherent in the
azimuth correlator as in the range correlator, but because of the
spectral domain range migration compensation, the forward and
inverse FFT's are separated. The range migration compensation unit
is then a special processor in between the forward and inverse FFT.
The advantage of the parallel processor is in the standardization of
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3,u hardware and high reliability. The current thrust of LSI technology
permits implementation of a FFT processor at reasonable cost levels,
which when constructed in quantity will further reduce the unit cost.
Spare units can be employed to enhance reliability.
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I	 F K1	 KI
1 MEMORY: CTM + ISRMC + 238K
B PROCESSOR UNITS: 52
PROGRAMMABILITY: AT PROCESSING UNIT LEVEL
RELIABILITY ENHANCEMENT: SPARE PARALLEL PROCESSORS
MODULARITY: ADDITIONAL PROCESSORS
Figure 45
Example ADSP Parallel Processor (FFT Convolver)
2.4.2.3 Single Instruction - Multiple Data (SIMD)
The SIMD approach shown in Figure 46 is another parallel processor
approach with an important difference. All of the processors operate
in-step on the entire processing algorithm. This approach offers a
common control approach, but it is not good for the ADSP. Since
each unit must do the entire process, it must have a full corner
turning memory or at least a significant portion of the range swath.
Thus, the total memory requirements of the system are unreasonable.
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R PROCESSING UNITS: ^ 50
i PROGRAMMABILITY: COMMON CONTROL
RELIABILITY ENHANCEMENT: PARALLEL UNITS
B MODULARITY: ADDITIONAL PROCESSORS
Figure 46
SIMD (Single Instruction - Multiple Data Stream)
?.4.2.4 Cross-bar
Crd,is-bar architecture has long been used in high performance digital
processors. This approach, shown in Figure 41, can be used to form
a programmable pipeline signal processor. It has particular advantages
in cases where several different processing units may be used in a
varying sequence. The need for a variation of processors would arise
in a signal processing application where computationally intensive
algorithms must be performed. It may then be cost effective to
construct special purpose processors for these functions. The number
and types of processors might vary for each lostallation. A technical
problem with the cross-bar approach is the design of the cross-bar
switch itself. Several methods have been suggested in the literature
for constructing modified variations of the cross-bar. These approaches
are aimed at matching the real switching needs with an efficient
switching mechanism, generally a multi-level switch matrix not unlike
an FFT flow diagram. However, all of the proposed switching schemes
do not provide the flexibility of a cross-bar and thus limit the overall
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Figure 47
Cross- , i^ar Architecture
2.4.2.5 Multi-bus Architecture
A multi-bus architecture can be used and Figure 48 does not do
justice to the many variations which are possible. Recent efforts
in this area have been concentrated on heirarchical schemes which
partition the hardware structure into various levels of operational
control. The control problems of this approach seem to be overly
complicated for a signal processing system as essentially well
defined as the ADSP.
STRUCTURE -- VARIABLE -- 2. 3 DIMENSIONS
MEMORY: > MINIMUM STORAGE
PROCESSING UNITS: >50
0 PROGRAMMABILITY. SEOUENCE, SIGNAL PATH CONTROL
I RELIABILITY ENHANCEMENT: ADAPTIVE FUNCTIONAL PATHS
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2.4.2.6 Programmable Signal Processor Developments
Several government-industry efforts to build high performance,
programmable signal processors are underway. These developments
are not near the mature stage where one can buy a system. A brief
summary of these developments follows.
Advanced On-Board Signal Processor (ADSP)
AGENCY: DARPA
CONTRACTOR: RAYTHEON
OBJECTIVE: DEVELOP SIGNAL PROCESSING SYSTZM FOR FUTURE SPACE
RADAR, ELCCTRO-OPTIC AND COMMUNICATION SYSTEMS CAPABLE OF
MEETING ON-BOARD SIZE, WEIGHT AND RELIABILITY REQUIREMENTS
ARCHITECTURE: MULTIPLE BUSSES INTERCONNECTING ARRAY COMPUTING
ELEMENTS (ACES)
CLOCK RATE: 10-40 MHz
MEMORY/ACE: , IOM BITS
GATES/ACE: > 100K
ACES/ADSP: 56
STATUS: STUDY/SIZING%SIMULATION/SOME BREADBOARDS UNDERWAY
S-1 Super Computer
DESIGN: LAWRENCE LIVERMORE LABORATORY
SUPPORT: OFFICE OF NAVAL RESEARCH
OBJECTIVE: TO CFSIGN AN ADVANCED VECTOR PROCESSING
ARCHITECTURE: CROSS-BAR CONNECTING MEMORIES WITH 16 HIGH SPEED
PROCESSING UNITS (A-BOXES)
CLOCK RATE: 57 MHz
COMPUTATION RATE: 430 ,usec/4096 POINT FFT PER A-BOX
A-BOXES/ADSP: 10
STATUS: UNDER DEVELOPMENT
Enhanced Modular Signal Processor (EMSP)
AGENCY: NAVAL SHIP SYSTEMS COMMAND
OBJECTIVE: TO DEVELOP AN ADVANCED PROGRAMMABLE SIGNAL PROCESSOR
FOR NAVY APPLICATIONS TO REPLACE THE AID/U^,S-1
ARCHITECTURE: MODIFIED CROSS-BAR
COMPUTATION RATE: 80 M (REAL MULTIPLES)/sec
EMSPs/ADSP: — 25
STATUS: STUDY PHASE
Other processors such as the MPP -- Massively Parallel Processor
(NASA-Goodyear) and MRP - Multi-mode Radar Processor (Hughes) are in
various stages of development. The question that must be answered
is whether any of these developments are practically ,applicable to
the ADSP.
The specialized needs of the ADSP can be best met with a processor
matched to its requirements. This will also limit long term life cycle
costs particularly in the area V mission software development.
2.4.3 Software
A study was completed of high order languages (HOLs) suitable for
the executive and control software tasks within the ADSP host computer.
The languages studied were Fortran, Pascal. SPL/I and Ada. Any one of
the candidate languages is adequate for the task, but some present
advantages over the others. It is desirable for documentation
purposes and ease of understanding to have as much of the control
software as possible written in the HOL, as opposed to assembly
language subroutines. This gives languages which have real time
control features an edge, since a language without them must resort
to assembly language for real time control. Another key feature
for readability is the degree to which a language permits and
encourages .;tructured code. The newer languages, especially pascal
and Ada, are designed to force the programmer into structured
programs. Manipulation of large data arrays is important and all of
the candidate languages have this capability. Finally, the availability
of the language is crucial. Is it supported on the selected ADSP
computer? Is it sufficiently mature to be fully documented and
readily usable? Is it in widespread use? 1'hese are the key questions.
Table 22 summarizes the key characteristics of each language. Ada most
closely meets the needs of the ADSP. This conclusion was reached after
a careful comparison of the candidate HOLs.
r'
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The HOL which has been proven in almost every application is
Fortran. In rise for twenty years, Fortran is a suitable substitute
for almost any language. The newest versions of Fortran include
provisions for structured programming, including control constructs
such as IF ... THEN ... ELSE. Most versions have fairly sophisticated
I/O capabilities, although most are uniqu e to one machine and not
readily transportable to another. Most Fortran versions do not have
any re0 time control structures, leaving these functions to the
ore ra ' ina system. Fortran can handle arrays of data, although
complex file structures can be difficult to handle. Fortran is less
readable than the ne: ^r langua ges, although its widespread use may
offset this, in that :^o many programmers readily understand it. In
short, Fortran may be an acceptable vehicle for the task, but its
limitations were precisely what the newer languages were designed to
improve upon. It may pay to take advantage of these improvements.
SPL/I, or Signal Processing Language I, is a relatively new language
developed by Intermetrics, Inc. for Navy programmable signal pro-
cessing applications. As a language designed expressly for signal
processing, it is an immediate candidate for ADSP. It contains
many 'eatures of use '.^ this application, especially in the number
and power of its real time control constructs. These can effectively
handle multiple parallel processes and the interfaces between them.
SPL/I shares the structured constructs and data typing of Pascal, Ada,
and others. Detailed study of the language shows strong structural
similarities to other HOLs, including many of their weaknesses. SPI /I ,
like Pascal and Ada, makes an effort to minimize dependence on a
particular macnine or compiler to guarantee software transportability.
As such, I/O capabilities are essentially left to the implementation
instead of being defined within the language. SPL/I has only four
simplF library functions defined to handle I /0. This is less than the
other candidate HOLs.
Another major problem with SPL-I is a lack of available implementations.
Versions exist for Navy AN/UYK-7 and AN/UYK-20 computers, but outside
the Navy, it is virtually unused. Much of this lack of use is due to the
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expectations in the development of Ada, which has most of the same
real time control features, and at the same time provides for more
readable code.
Pascal, a language invented in 1970 by Niklaus Wirth of the University
of Zurich, is intended primarily as a teaching language. The original
intent was to provide the necessary language constructs to force a
programmer to write structured programs. Many of the concepts de-
fined by Pascal have been used in later languages, especially Ada and
SPL/I. Pascal is a highly readable, easy to understand language. It
is a strongly typed language, which means that all variables and
constants in a program must be explicitly declared as to its type at
the beginning of a program. Translation between different types is
difficult unless their relationship is pre-defined. For example,
this feature prevents a programmer from accidently equating feet and
pounds in a calculation. Strong typing requires a programmer to
think through the process he is defining before he actually codes it.
Pascal incorporates many program control features which guarantee
structured program flow: IF ... THEN ... ELSE and CASE statements provide
explicit conditions for branching, making the reasons for each
branch clear in each case. Ppe cal has array handling features which
provide easy set up and manipulation of complex data structures such
as linked lists.
Because Pascal was originally intended as a teaching language, it has
a number of shortcomi rns when applied to a sophisticated real time
application. The I/O defined for Pascal in its original form is
severely deficient, amd numerous implementations have attempted to
improve upon its I/O capabilitieb. This has seriously inhibited
Pascal's ability to be implementation dependent, and hence transpor-
table from one compiler to another, and from one machine to another.
It also makes it difficult to compare Pascal with other languages,
since some versions of Pasca, ,otay have adequate I/O for the intended
application.
Another serious deficiency of Pascal is the absence of any real-time
control structures. Pascal is not intended for real time applications.
To be readily transportable from ore system to another, many Pascal
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compilers, most notably the UCSD version, translate to a universal
intermediate level language ( termed a p-code), which in turn is readily
translated to the machine language of host computer. This two level
translation process, while useful, limits the efficiency of a Pascal
program in terms of the number of machine instructions, it takes to
execute a single Pascal instruction. The two level process also
makes the execution of a Pascal program very difficult to predict
and/or minimize.
Despite these limitations, Pascal has gained wio,.:spread acceptance
in the industry. Some companies, like Texas Instruments, have
standardized all of their software development around the use of
Pascal as their preferred HOL. There are m any versions available,
and any final computer system chosen is likely to have at least
one commercially available compiler to use. In addition, an inter-
mediate p-code language could be translated to any embedded
processor ' s instruction set, providing HOL capabilities and docu-
mentation within the system hardware, provided .real-time control
and I/O problems can be dealt with.
Many of the limitations of Pascal may be overcome through the use of
Ada, a derivative of Pascal first developed in 1979 by a design team
from Honeywell-Bull, under the direction of Jean Ic:nbiah. Developed
as a joint Army/Air Force project, Ada is intended to be the Depart-
ment of Defense standard HOL for all major systems of the future.
As such, Ada was designed to be an all-purpose language, incorpora-
ting the key features of Pascal together with real-time processing
constructs and improved I/O capabilities. Like Pascal, Ada is a
strongly typed language, with all variables defined clearly at the
beginning of the program. Ada has all the same structured program
constructs as Pascal, and in addition has features to simplify
separate compilation of different sections of a large program. The
1/0 constructs in the original Apia definition are adequate, although
still somewhat less sophisticated as most Fortran implementations.
This will probably be improved when Ada is actually implemented. Ada
is designed to be highly readable: the design intent was to simplify
documentation requirements by using a language as close as possible
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to a Program Design Language ( PDL) which can be used for documen-
tation instead of flow charts. Ada's multitasking capability
provides clear definitions of multip'^e parallel processes, and
their interfaces.
The primary problem with using Ada is that currently its implementation
is in its infancy. The most notable development is the Intel VLSI
LAPX-432 microcomputer which is designed for the Ada HOL. The initial
definition of the language has generated considerable interest within
the software industry. A number of projects to develop working
compilers has begun, bath inside and outside the defense industry.
RCA has identified 24 such projects for various machines. It is
expected that by 1983 most major computer systems will have usable
versions of Ada, and that by 1985 Ada will be in widespread use. As
such, it appears to be most promising candidate for the ADSP. Ada
combines the best features of the other languages into a single
language: the versatility of Fortran, the real-time control of SPL/I,
and the readability of Pascal. Table 22 summarizes the key characteristics
of each language.
Table 22
Key Characteristics of Candidate HOLs









ARRAY DATA GOOD FAIR GOOD GOOD
STRUCTURES
STRUCTURED YES IMPLEMENTATION YES YES
PROGRAMMING DEPENDENT
FEATURES (FORTRAN 770
DATA TYPING YES NO YES YES
110 HANDLING POOR EXCELLENT POOR FAIR
CURRENT USE ANIUYK-7, WIDESPREAD WIDESPREAD FIRST
ANIUYK-20 (NAVY) COMPILERS INCOMPUTERS ONLY DEVELOPMENT
FUTURE USE UNPREDICTABLE WIDESPREAD WIDESPREAD WIDESPREAD(1983-






2.5 ADSP SELECTED DESIGN
2.5.1 Selection of Algorithm
The FFT convolver was selected for the ADSP. The selection of a
processing algorithm was made principally between the time domain,
FFT convolver and subarray algorithms. The other approaches were
considered in relation to these three.
2.5.1.1 Key ADSP Requirements
The key requirements for the ADSP are summarized in Table 23.
Continuous variation in processing parameters, with provision for
modular construction and future growth are driving factors. In




0 RANGE CORRELATOR: COMPLEX SAMPLE RATE
	 11 MHa
PULSE SAMPLES	 415
PULSE COMPRESSION	 410	 10-660
RANGE SWATH
	 4000	 500 - 4000'
INTEGRATED RANGE SIDFLOBES	 -15dB




	 950	 20 - 350'
INTEGRATED AZIMUTH S IDOLOBES
	 -20dB
RANGE MIGRATION
	 86 RAE BINS
14 L KS)
- TRADE-OFF AMONG RANGE SWATH. NUMBER OF LOOKS, AND RESOLUTION
MODULARITY —PROVISION FOR:
• SWATH WIDTH -- UP TO FOUR TIMES BASELINE
e MORE PARALLEL LOOKS
• MULTIPLE FREQUENCIES AND POLARIZATIONS
2.5.1.2 Programmability
The variation in ziM, parameters can be accommodated by the three
ma3or p rocessin g algorithms shown in Table 24. Both the time domain
krA
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and FFT convolver approaches offer full control over the SAR Drocessing
parameters such as compression factor. However, the subarray imple-
mentation cannot be readily programmed to cover a continuous selection of
parameters. The subarray formation process most easily accommodates
a stepped parameter control. A disadvantage accrues to the time domain
approach with variations in the number of looks. A variable prefilter
would be difficult to implement in this case. The Type B time domain




ALL APPROACHES CAN ACCOMMODATE VARIATIONS IN RANGE SWATH
THROUGH MEMORY CONTROL AND SCALING
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Incremental growth or implementation can refer to variation in swath
width, number of looks, or the number of processing cha;mels. In
addition, the capability of the processor to handle data at real time
rates is a factor. All of these issues are in a sense related. As
the swath width and number of channels increases, the processor memory
and computation can be expected to increase linearly. As the number
of looks increases the computation requirements generally decrease and
drop dramatically for the time domain processor with a prefilter.
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The algorithm and architecture selection are related and in anticipation
of the selection of a parallel architecture that implementation is
assumed for the FFT convolver and subarray algorithm in Table 25.
Table 25
Incremental Growth and Implementation
PARAMETER
INCREMENTAL GROWTH	 NUMBER OF CHANNELS(FR UENCY AND
ALGA®
	
SWA WIDTH	 PARALLEL LOOKS	 PO
I
ME DOMAIN	 ADD PARALLEL 	 ADD ELEMENTS TO	 ADD PARALLEL
PE BI	 SYSTEM IS)	 REDUCE LOOKS	 SYSTEMS
FFT CONVOLVER	 ADD RANGE	 REDUCING LOOKS	 ADJ PARALLEL(PARALLEL	 AND AZIMUTH	 INCREASE 	 YSTEMS
ARCHITECTURE)	 PROCESSORS	 SIZESANDRAMGEEMORY









TIME DOMAIN NOT PRACTICAL • PROGRAMMABLE
	 NIAITYPE BI BECAUSE OF POOR PREFILTER
MODUL: MEMORY
TRADE' • INCREASES REALTIME RA1c
FFT CONVOLVER REDUCE NUMBER OF MORE LOOKS REDUCE
	 NIAIPARALLEL RANGE AND AZIMUTH SIZE OF FFTs AND
ARCHITECTURE) PROCESSORS MEMORY
AZIMUTH REDUCE NUMBER OF LOSES EFFECTIVENESS
	 NIASUBARRAY RANGE AND AZIMUTH AS NUMBER OF LOOKS
(PARALLEL PROCESSORS BECOMES LARGE
ARCHITECTURE)
2.5.1.4 Burst Multimcide Processing
The issues in burst mode processing fall into two categories; 1) the
ability of the processor to accommodate mode changes with different SAR
parameters with no loss of imagery and 2) the ability to process special,
modes such as a large members of looks in a burst mode (See Figure 5).
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inherent delay (r D ) from input to output which is greater than the
integration time (T A ). Radar bursts can switch instantaneously from
one frequency to another as illustrated. A processor can have either
a switched mode control or a traveling rm;;,:,e control. With a switched
mode control, all of the parameters of the processor change together
so the data within the processor when the mode swiich is changed is
all lost. On the other hand,with a traveling control that moves with
the data no additional invalid data appears beyond that equal to the
integration time. The traveling mode control is obviously preferable
and the time domain processor (Type B) is unique in its adaptability
to a traveling mode control. The lost data can be avoided by increasing
the bulk memory size by 50% for the FFT convolver and 100% for the
subarray technique.
The second burst processing problem can be considered in the extreme
case where the length of a burst is equal to the integration time




can be essentially one image resolution element per look and the FFT
convolver in its normal form is extremely inefficient. The time
domain type B process is well matched to the case because of its
mulitplier - accumulator structure. The type B processor can be
used with each processing module handlihq a separate look for the
full burst range swath. The FFT convolver and subarray systems can
process this mode with some variation in their structure. The basic
approach is to decamp the input signal, corner turn, FFT, correct
for range all migration and integrate the appropriate multiple looks
as indicated in Figure 50.
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FIGURE 50.	 INTERRUPTED BURST PROCESSING
WITH MANY LOOKS
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2.5.1.5 Algorithm Cost Comparisons
Relative costs were developed for the three principal ADSP algorithms
and are summarized in Table 26. The design costs of the subarray
technique overshadow its lower materials costs. '4aterials for the
time domain prr,,:essor reflecting the large number of computations










DESIGN	 0.416	 0.384	 0.626
MATERIALS/ SERVICES	 1.214	 0.263	 0.174




TOTALS	 12.3)	 11.0)	 11.2)
2.5.1.6 Risks
Development risks associated with the candidate algorithms are
indicated in Table 27. The time domains approach has problems with
reliability and the control of a large hardware system at the nominal
system clock rate of 11 MHz. The complexity of the subarray processor
design is its major risk factor while the FFT convolver algorithm has
no serious drawbacks. Its only questionable area is in achieving con-
venient modularity of the hardware elements - a concern that also
applies to the other algorithms. General algorithm-independent risks
are also listed in the table and the major one affecting the lifetime
















ADSP Algorithm Development Risks
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2.5.1.7 Summary and Selection
A summary of the general characteristics of the various processing
algorithms studied is given in Table 28. Particular algorithms have
features whic. may be useful in certain applications. For example,
the subarray process, which offers a minimal hardware implementation,
is advantageous for a single dedicated processor for low power and
size on-board applications. However, the FFT convolver algorithm
was selected for the ADSP because:
• Programming for multiple modes is straightforward,
• the higher cost of memory and computations (relative to
subarray) are offset by savings in control system design
cos is ,
• a lower risk is associated with the approach,
• integrated circuit Zechnology thrust is reducing the cost
of memory and computations,
• it lends itself to modular growth,
• it provides a continuous selection of SAR parameters and,






















RATE DUE TO 2 D OVERLAP
LIMITED BY DEPTH OF
FOCUS
2D FAST POLYNOMIAL LESS MULTIPLICATIONS MORE DIFFICULT TO
TRANSFORM PARTITION
SERIAL TIME DOMAIN VERY FLEXIBLE REQUIRES MOST
CORRELATION EASY REFERENCE COMPUTATIONS
GENERATION
BEST FOR BURST MODE
PARALLEL TIME DOMAIN	 NO ADVANTAGE OVER RE( J I RES MOST
CORRELATION SERIAL SYSTEM COMPUTATIONS	 j
REFERENCE FUNCTION






2.5.2 Selection of Architecture
A comparison of pipeline and parallel architecture is given in Table E..
The p reponderance of key favorable factors make the parallel approach
the optimum selection. A parallel structure is also characteristic
of a number cif specific processors including the Massively Parallel
Processor - MPP (19), the Advanrad On-Board Signal Processor - AOSP
(20) and S-1 (21). Table 30 shows how these systems could be con-
figured for the ADSP. Their use in the ADSP would depend upon the
achievement of their development goals in a timely manner. In addition,
they do not have the incremental implementation and growth characteristics
desired. For those reasons we have recommended a parallel design









Pipeline - Parallel Architecture Comparison
ADSP
CHARACTERISTIC	 P I DELI NE
NATURAL PARTITIONING • EACH PIPELINE ELEMENT
DOES OWN FUNCTION
PROGRAMMABILITY	 • FFTs -- LENGTH CHANGE
• CONTROL -- TIMING MUST
BE ADAPTABLE
MEMORY SYSTEM	 • CAN TAILOR EACH ELEMENT
TO MINIMUM SIZE
• MUST OPERATE AT HIGH
SPEED
RELIABILITY / 	 • MEDIUM RELIABILITY
ENHANCEMENT	 • EXTRA PIPELINE UNITS BUT
CONTROL IS DIFFICULT
• TESTING IS DIFFICULT




• RANGE -- PR I
• AZIMUTH -- RANGE SLICE
• FIRMWARE PROGRAMMABLE
(NO HARDWARE RESTRUCTOR I NG )
• LOW SPEED OPERATION
• MODULAR, CONVENIENT SIZES
• INHERENT HIGH RELIABILITY
• SPARES ARE INDEPENDENT'
AND EASILY INSERTED
• STATUS TEST IS STRAIGHT-
FORWARD





('FT Convolver Algorithm -- FFTs)
ADSP
MULTI BUS
ADSP	 MPP• (56 ACES --
REQUIRED	 PARALLEL est)




PER SECOND _ 106
REAL ADDS





	3,36 	 4,428	 3,360	 3,360
	
416	 16••	 560•00	 -
MULTIPLIES AND ADDS ARE NOT SIMULTANEOUS FOR MPP
•• EXTENDABLE




The design selected for the ADSP features a parallel processor
implementation of the FFT convolver algorithm for both the range
and azimuth correlators. It is programmable and adaptable to multiple
missions. The parallel architecture allows a modular implementation
suitable for expansion or reduced system capability. The parallel
design achieves, high system reliability and graceful performance
degradation.
The system is designed with TTL compatible logic, has an internal 8MHz
operating clock rate, has floating point arithmetic and employs 64K
dynamic RAMs for the bulk memory. It is controlled by a host computer
for mission set up and performance monitoring, but because most of the
control regirements are embedded in firmware, a minimum of software
effurt is anticipated for a new mission set-up.
Figure 51 shows the arrangem%nt of the parallel processing modules. For
the assumed 8 MHz clock rates, 22 parallel processors are used for the
range correlator and 15 parallel channels are employed in the azimuth
correlator.
The architecture and algorithm permits a maximum degree of mission
programmability with a minimum of software set-up effort. The host
computer is not involved in any of the real-time computations as a
process proceeds bux is used for configuration and test fu,ictions. All
real time controls are embedded in the signal processing elements.
Commands from the host computer set up the SAR processing parameters.
2.5.3.1 Range correlator Design
The range correlator is illustrated in Figure 52. Each processing
module handles a full radar PRI. The PRI/FFT unit, whose primary
function is FFT processing, is the same module used for FFT processing
in the azimuth correlator.
Each PRI/FFT processor consists of an input/output (I/0) memory, a
working memory for computations, an arithmetic computation unit, a
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enough to hold the full range swath window prior to range compression.
Data is transferred from the I/O memory through the data switch to the
working memory for processing. The computation unit can be programmed
to do the FFT butterfly, wei ghting, reference multiplication, magnitude
calculation (I 2+Q2 or q I 2+Q2 ), normalization, scaling, and either real
or complex FFT computations.
2.5.3.2 Linear Range Migration Correction
From the point of view of control simplicity it appears preferable to
compensate for all of the linear components of range migration separately
from the quadratic terms. This is the approach employed in the recommended
design where the correction is applied after range pulse compression.
The implementation is simply an incremental delay plus an interpolated
fractional sample delay. Our simulation showed that, with the FFT con-
volver processing algorithm, adequate performance could be obtained with-
out the use of a separate linear range migration unit if interpolation
were used in the frequency domain correction. However, we have included
the function since it may contribute to higher quality imagery in some
cases.
2.5.3.3 Corner Turning Memory
The corner turning memory module functions are given in Figure 53. A
PRI buffer is used to capture the range swath to be processed. The
net data rate through each parallel channel is then only about 22/15 MHz.
This low data rate permits the use of slow 64K dynamic RAMS for the bulk
store.
The organization of the corner turning memory modules is shown in Figure 54.
With a 4096 point azimuth processing window, the windows must be repeated
each 2048 points. This is accomplished by using an overlap - save sequence
in the memories. After the full 4K samples are stored in two memories the
next 2K of data is read in to one-half the memory while the 4K window is
read out. Operation in this manner means that the total bulk corner turning
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Corner Turning Memory Organization
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2.5.3.4 Azimuth Correlation
After the first FFT is taken to convert the constant range lines to the
spectral domain, the quadratic range migration correction (and any
residual linear component) is applied together with the spectral reference
focusing function. Bearing in mind that the data rate at the interface
to this function shown in Figure 55 is less than 2 MHz, the implementation
of the functions can be streamlined by time-sharing hardware elements.
Most of the adaptive processes in the azimuth correlator are centered
here. A separate clutter lock estimator is used. Although the focusing
function generation is shown on the module, our selected approach for
this function is to employ a separate FFT processor module for
computing all of the references as discussed later in this section.
28
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2.5.3.5 Multilook Integrator
Figure 56 shows the design approach for the multilook integrator. Input
data is first interpolated, if necessary, for image registration or geometric
mapping correction, or changes in the output image pixel density. If
the autofocus is not accomplished with modification to the focusing
function, multilook registration corrections can be applied here. The
multiple looks are integrated after the magnitude of the complex samples
are obtained. The multiple looks are integrated after the magnitude
of the complex samples are obtained. The multilook memory store is
approximately one-eighth as large as the corner turning memory and all







LOOK 2	 MIN MEMORY SIZE
_ _	 • 1024 x 288 < 327,680

























A clutter lock technique was described in (22). It relies on a measure
of symmetry of the mean image energy of the four looks. The normalized
error is determined from
E1+E2 -E3-E4
E 1 + 2 + 3+ 4
where E14 are the energy le.els in the respective looks. A modification
of this approach is suggested here based on the following two observations.
First, the referenced approach assumes that the actual mean image energy
of a particular look, say look 3, does not fluctuate too much as the
terrain is changed. Although this is generally valid, there may be specific
peculiarities, e.g. transition from ocean to land, that will violate this
assumption. Secondly, as the frequency offset (Fc-fc) approaches zero,
the difference between the mean image energy looks 2 and 3 would appear
to be insensitive to changes in (Fc-fc).
The suggested modification uses two different segments of the range
compressed data in such a way that the image of look 1 of the first segment
coincides with the image of look 4 of the second segment. Furthermore,
only the spectra of looks 1 and 4 are used to establish the symmetry, as
these are much more sensitive to changes in the frequency offset (Fc-fc).
Two measures of symmetry can be used. The first is the difference of the
total image energy of each look, i.e. E1-E4. Another measure is obtained
by comparing each spectral line in the two looks. Let S1(k) and -S4(k^
he the kth component of looks 1 and 4 respectively. Then a good measure is
D = 1 +S1(k) - S4(k) + .
This quantity appears to be much more sensitive to changes of the frequency
offset (Fc-fc), as can be seen from the result of a typical simulation
presented in Table 31. The disadvantage of using U to perform clutter lock
is that one has to seek the minimum of D as (Fc-fc) is varied whereas the










Clutter Lock Simulation Results
POINT TARGET
• TWO POINT INTERPOLATOR IN RANGE COMPENSATION ALGORITHM
• YAW IS APPROXIMATELY 112 A LOOK
RESULTS:
FC - Ic
MEASURE 0.008 0.006 0.004 0.002
E1 5.057 5.055 5.061 5.070
E4 5.094 5.087 5.089 5.083
Ft-4 -0.0364 -0.0325 -0.0286 -0.0131
0 3.989 3.003 1.964 1.442
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2.5.3.7 Generation of Focus Function
The reference signal needed for the azimuth matched filter is of the form
(e-ja(n-no)2)n where the constant a depends on the range as well as other
system parame'Cers. This dependence on range demands that new reference
functions be generated fairly frequently for proper focusing, and the
Fourier transform of the newly generated reference function be calculated
if the matched filtering is carried out in the frequency domain. The
required spectral focusing function can be generated by taking the FFT
of a linear frequency ramp function which has been adjusted for the
correct slope. While we have initially selected this first method, it
is worthwhile to consider alternates which reduce the amount of computations.
One method for reducing this computation task is described here.
Assume that ^e-ja(n-no)	 is the focusing function in use, and the value
of a is changed to a+© for focusing at a different range. Rather than
generate
	
e-j(a+ o ) ( n -no)2 anew, we rewrite e- j ( a+ o ) ( n - no)2 as follows:
e-j(a+ )( n -no) 2 =	 e-ja(n-nu' 2 e-j0(n-no)2
e-ja(n-no)2 
[I- 
ia(n-no) 2- A 212 —n )4+ ...^
2	 J
If is sufficiently small, the first two terms in the series expansion
are sufficiently accurate for our purpose. In the transform domain:
e-j(a+C)(n -no)2`,	 ^-ja(n-no )2r 
-j q( n-no) 2 e-ja(n-no)2J
2	 r
— {(n-no) 4 e-ja(n-no)2>
Thus, one needs to store only the three transforms on the right side
of the equation and combine them using whatever value of p necessary to
obtain the transform of the desired new reference.
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To determine one range of a for which this approach offers sufficient
accuracy, we 5®nerated a reference with A varying and used it for matched
filtering the returns from a point target. The results were compared with
those obtained when ©=0.
If there is no yaw, then the proposed alternate will produce less than
0.5d8 change in the response when ®is kept within +50 range cells. If
a yaw corresponding to half a look is present, then © has to be within + 30
range cells in order to keep the change to within 0.5d8. If the yaw is
increased to one look, then A has to be within +20 range cells.
While the alternate method offers significantly fewer computations, the
availability of FFT processing modules makes the direct reference
computation cost efficient. With a new reference required every eight
range cells, two FFT processing modules can be applied to the task of
computing the references for 15 parallel channels.
2.5.3.8 Control System
System requirements which affect the range and azimuth processor controls
are listed in Table 32. These general requirements impact in various
ways on the processor depending upon the algorithm and architecture
employed.
Table 32
AOSP System Control Requirements
Rance Processor
Range Compression Ratio: 	 10 to 660
Swath Width: 500 to 4000
Azimuth Processor
Azimuth Compression: 20 - 350 per look
Reference Function Update:
	
Cross track - every 8 range cells






Variations within Mission in altitude. look angle, resolution,
iiumber of looks, swath width. and azimuth weighting
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The FFT convolver is relatively easily controlled for the variation
of system parameters. The length of the FFT can be changed to accommodate
varying time bandwidth products and swath width. This is especially
easily accomplished in a serial FFT where the length change is by firmware
control. In addition, waveform and weighting function variations can be
accommodated by either storing the additional functions in ROM or by
inserting them into a temporary storage RAM via -the control computer.
A continuous selection of swath widths and waveform length can be
batch processed with the FFT convolver within the limits of the maximum
size FFT. The FFT can also be operated in a sliding aperture mode.
Then successive FFT windows are processed at intervals of the difference
between the FFT size and waveform length. Table 33 lists a number of
variations in FFT and waveform size and resulting complex computations
per output point. The table illustrates the logarithmic increase in
the required computations as the waveform and FFT size increase. It
also illustrates the computational advantages of increasing the FFT
size relative to the waveform length.
TABLE 33
FFT Range Correlator Convolver Variations
RANGE COMPLEX
WAVEFORM COVERAGE COMPUTATIONS
SIZE SIZE PER FFT PER POINT
512 256 256 20
1024 512 512 22
2048 1024 1024 24
4096 2048 2048 26
8192 4096 4096 28
8192 2048 6144 18.67
8192 .024 7168 16
8192 512 7680 14.9
ORIGINAL PAGE IS
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Controls required on the FFT convolver to meet the total programming
requirements are indicated in Figure 57. Some of these controls may be
most appropriately placed on a common control module fo r multiple range
processors. The tradeoff in this regard is the consideration for
multiple uses of the module, as in the azimuth correlator.
Controls for the azimuth processor are distributed to each functional
element. For the FFT convolver algorithm all required controls for the
FFT are embedded in the FFT module used in the range processor. The
primary control centers are then in the corner turn memory, the range
a,igratiori-matched filter module and the multi-look integrator. Linear
range migration is a separate function in the design as is the clutter
lock estimator.
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The complexity of the ADSP dictates the implementation of a diagnostic,
status test subsystem in conjunction with the operating system. A
conceptual test system is shown in Figure 58. The system elements
would be exercised with a test signal sequence and check-sums would be
obtained at selected locations in the processor. These check sums are
read back to `he control computer for failure localization.
In addition to the built-in-test system, a test fixture should be developed
for testing and debugging functional modules. This test unit could be
used both for production testing and long term maintenance of the equipment.
2.5.3.10 Physical Configuration
The ADSP system was sized for its physical configuration. The module
complement for the system is shown in Table 34. Large 15" x 17" modules
were assumed capable of housing 200 or more standard dual-in-line circuits.
Using an average of 170 circuits per module the total number of circuits in
the system is about 33,000 including 5% spares. Five standard cabinets
can be used to house the ADSP with about 2000 watts dissipation per cabinet.
Figure 58 Test System Concept
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Wirewrap interconnections were assumed. Because of the large number of
circuits in the system it is recommended that they be acquired with a
burn-in specification of 60 hours, particularly if plastic circuits are
used. A PDP-11/23 computer with 256 K bytes of memory, dual disk, and
hardware floating point was selected for the host computer although any
of a large number of computers would be adequate.
TABLE 34. MODULE SUMMARY
FUNCTIONAL OPERATING OTHER SPARES
MODULE TYPE UNITS SPARES (OPTIONAL)_
PRI/FFT PrL;.,essor 54 4 4
Corner	 Turn Memory 60 4 4
Range Migration Correction 15 1 1
Multi-look Integrator 15 1 1
Linear Range Migration 1 1
Timing Unit 1 1
Clutter Lock and Focus 1 1
Test Probe Interface 6 1
Controllers 3 3
156 10 17
2.5.4 Impact of Technology
The specific impact of future technology on the implementation of the ADSP
can be deduced from Figures 59 and 60 which show key integrated circuit and
architectural developments over the ADSP deUelopment time. All of the DC
developments shown should serve to minimize the ADSP cost if they are
available in a timely manner. Either 256 K bit dynamic RAM's or 64 K bit
static RAMS will be available by 1983. Wide word configurations of up to
8 bits will reduce costs. Particular logic developments which can be
anticipated are highlighted by a coming selection of chips specifically
designed to reduce the cost of implementing the fast Fourier transform (FFT).
The culmination of logic will come with the advent of VHSIC technology which
is primariky aimed at signal processing applications. In the microcomputer
field the recent announcement of the i APX-432 Ada 32 bit microcomputer by




Signal Processor Architecture Projection
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Specific signal processors should also be completed within the general
time frame of the ADSP as indicated in Figure 60. These developments,
however, as previously indicated are not immediately applicable to the
ADSP unless they have sufficient maturity, which should come at about
the time the ADSP is completed.
1982	 1989	 1981	 1985
ADSP
RAMS:	 64K	 256K	 SK x8
1O 15T DYNAMIC STATIC
PROMS: SK x8
LOGIC:	 FLOATING MISC FF1 VHSIC
POINT SIGNAL AU PARTS
ADDER PROCESSING


















2.6 ADSP SCHEDULE AND COST FACTORS
The nominal development time for the ADSP has been established as
three years. However, changing the program schedule will affect the
expected cost as illustrated in Figure 61 which was derived from outputs
of the RCA PRICE* program for the ADSP design. However, at shorter
schedules both costs and risks tend to increase until at about 18 months
the risks are too high for rational consideration. A 36 month schedule
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DEVELOPMENT TIME (MONTHS)
Figure 61
Effect of Schedule on Cost
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If a two phase program is planned for the three year effort, the
expenditure ratea; -in Figure 62 will be obtained. The first 24 months
of the job includes all of the design and first piece test work plus
the integration of all the elements into a partial working system
capable of doing all ADSP functions at a non-real time rate. The
two-year design costs include all of the cabinetry and control for the
full performance system. The final 12 month period then involves













DESIGN AND	 SYSTEM	 i
	
0..4	 FABRICATE	 i	 I
0.2
	
0	 a	 e	 e	 o







0RIC, B rJf,L r P ^'y7
2.7 IMPLEMENTATION PLAN ALTERNATIVES
The recommended schedule for the ADSP is given in Figure 63. It reflects
the two phase development outlined in Section 2.6.
YEAR 1
	
YEAR 2	 YEAR 3




















The question of structuring the ADSP as a partial (non-real time)
implementation with a four year development cycle was addressed. Full
capability would be achieved with later add-ons. Alternatives for this
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scenario are listed in Table 35. The first option is essentially to
stretch the two-year development cycle of Figure 63 to four years. While
this would achieve all program performance objectives, it would result
in a cost increase (not including inflation) of 20 percent. In addition,
the four year program could produce a technology deficient design unless





OPTION IA YEAR) COMMENTS
1.	
EAL 
TIME 0.78 • WOULD DEMONSTRATE ALL PROGRAM OBJECTIVES
FULL	 FIS • FOUR YEAR PROGRAM IMPOSES 2076 COST PENALTY
• FOUR YEAR PROGRAM MAY BE TECHNOLOGY DEFICIENT
2. (a) NONREAL TIME, 0.73 • REDUCING PROGRAMMABILITY F P..IMINATES ONE OF
REDUCED KEY PROGRAM OBJECTIVES
PROGRAMMABILITY • TEST FACILITIES, BOTH BUILT-IN AND MODULE,
ELI MI NATED
	MI CASE Ia1 PLUS	 0.60 • LOSS OF PROGRAM OBJECTIVE OF EXPANDABILITY TO
	
REDUCED GROWTH	 FULL REAL TIME SYSTEM WITHOUT ANY DESIGN
• FALL SYSTEM CAPABILITY WOULD REQUIRE
REPACKAGING OF HARDWARE
3. DELAY HARDWARE	 Z	 • TOTAL COST IS UNKNOWN -- COULD BE HIGHER THAN
ALTERNATI VES
• APPLIES MOST ADVANCED TECHNOLOGY
• HARDWARE DEVELOPMENT BETTER MATCHED TO
CURRENT MISSION TIMING
The second option in Table 35 would involve reducing the level of
programmability and the built in test and module test facilities.
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This would eliminate one of the key program objectives, programmability,
and the elimination of test facilities would make the equipment very
difficult to maintain. A substantial cost reduction (.40) is achieved
if the previous two factors are eliminated plus growth capability. That
is a partial system, with its limited control, would be designed and
built. A large disadvantage to this approach (2b) is that future
expansion Mould require design effort and thus cause much greater ultimate
costs.
The final choice would be to delay the hardware development. While the
ultimate cost of this approach is not known, it does have the advantage
of applying the most advanced technology, either custom built or purchased.
Also since the SAR missions which might use the ADSP do not occur until





1) The FFT convolver algorithm is the recommended choice for a programmable
SAR processor not having specific environmental requirements.
2) Parallel architecture is recommended since it provides modular
structures which are matched to program needs in terms of incremental
implementation and growth and the thrust of technology.
Performance Results
1) Equivalent performance can be achieved with the FFT convolver,
step transform subarray, or time domain azimuth processing algorithms.
2) The performance of the step transform subarray technique is a
function of the subarray overlap factor.
3) Range migration compensation without interpolation is not a
recommended procedure.
4) Adequate interpolation can be achieved with a four, three, and
possibly a two point inte,,polator.
5) Very little range spreading is observed with any processing alqorithm,
althouqh some skewing of the resolution cell can occur in the subarray
process.
6) The integrated sidelobe levels are comparable with either the subarray
or FFT convolver approaches.
1) The mainlobe width (resolution cell) is determined by the weighting
function as long as interpolation is employed.
Algorithms
1) The FFT convolver algorithm offers a high degree of programmability
with moderate hardware complexity.
2) Time domain approaches, while Mroviding some good control features,
require by far the most computations which translate directly to
hardware size and cost.
122
..
3) Subarray processing offers a minimum hardware approach, but its
control system complexity outweighs the hardware reduction for a
highly programmable, laboratory based system.
4) The subarray technique may be most appropriate for a dedicated,
onboard processor where size, weight, and power requirements
predominate.
Architecture
1) Parallel architecture offers the desired system characteristics
of modularity, modular implementation, modular growth, high
reliability, maintainability, programmability, and accommodation
to new technology.
2) Pipeline architectures minimize hardware, but are difficult to make
reliable and do not lend themselves to modular implementation and
growth.
3) Current government and industry advanced signal processor developments
are not ready for immediate use in a rea l SAN processor.
Integrated Circuit Technology
1) VLSI, VHSIC technology trends will have a profound impact on signal
processor implementations such as the AOSP in the 1985 time frame.
2) Between 1981 and 1985 a continuing array of improved integrated
circuits will become commercially available including: 256K dynamic
RAMS, BUB static RAMs, 64K PROMs, FFT chips, and advanced microcomputers.




A modular parallel SAR signal processing design was conceived and
designed which meets the severe performance requirements of the ADSP.
The system, described in Section 2.5, is capable of being programmed
to cover a wide, continuous range of SAR parameters by virtue of its
use of the FFT convolver algorithm. The algorithm has been implemented
in a parallel architecture which allows incremental implementation
and growth, high reliability, programmability, maintainability, and
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APPENDIX - PERFORMANCE SIMULATION PROGRAMS
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IENRsISTO • NRANGE - I
IRNGRsIRANGt - NRANGE ♦ 1
c
C






























IFCIWALK.to ,l)	 GOTO	 103
IF(JJ.GT,NM)	 JJ • NPP2 - JJ
VALUt•(FLOA1(JJ	 -	 1)•F3TEP)•*2•CON3T
WALKW•VALUE
103 IF(ILINW.EU,4)	 GOTO	 104
IF(ISTART.GT.N P )	 JJ•	 ISTART	 - NPUL3E










I1A4vAd3(WAL4R)	 # O t t 	 ORIGINAL
I p














l(L L a K












































































J 2 1srR ♦ IRW
If(INTP.EQ,a) J*J -t
Ih (INtP.E(; , 3) J eJ atIr (1)4LTA.LT,O,) J*J - t






St053	 FOa MAr (I3,Sx,IPt15.8,tX,I',tIi,1Pt15.A,1x,I3r1%o1PEt3,9)
tF (tNtP,E6.2)
	 GOTO 1100
I ► (INT P .E g .3) GOTO 300
IRANG e IWANG - 2




AM1a-0ELT4*(OCLTA2 - 3.*OtLTA ♦ 2016.







VALUET*AMIAAI(JPK) • AO*AI(J ♦ IoK) ♦ AI*AI(J ♦2, K) ♦ A2*AI(J ♦3, M)





L •L ♦ 1










































VALUEI * AM1*AI ( JFK)	 +	 Aa*Ai ( J+l#X) +	 AI*AI ( d+2#K)






L •L •	 1






















C NOMUW IS 104E NO. OP POINTS OF UOUO DATA






















Ii(NUMC) M oGE,N)	 SOTO 20
C






































































C ARRAY	 iS	 TML	 AWRAT	 TO bE	 WI-j'r0Wt0	 ► I ►+ST	 LOCATION
C
C ;START	 IS	 Tme FIRST EJ,EMENT O ► 	 THE ARRAY	 TO tit	 WINOUWEO
C
C NUMOR t% THt NUMdtR O ► ELtMBNTS TO bE WINOOWEO STARTING AT APOVE
C
C IOPT	 Is	 TYPE OF	 WINOQW
C
C
C 0 NO WIND0 4 ING	 ( RECT FUNCTION
c I	 HAMMING wINOOW
C 2 SARTLCTT	 %IN00W	 (TRIANGLE)
C ! MANNI%G WINUOW










VIRTUA L 	 ARRA Y(1)
C
c
IF(IOPT.E0 . 0)	 GOTO	 10d00
XNvNUMdR • I
ISTATaISTART




























OF POOR QUALM o









e DO tat I.1#NUMSR
C
XN•I - t
W080+,42 - 0.S0*COS(PMASt*XN) • 50,06*CO3(PMA3f.1d *XN)
AN'+AY(I314r)ew0*ARRAY(t3TAT)






C	 NUMbR I3 THE NU MHt R OF ELtMENT3 IN THL WINDOW STANTING









woo LOAT(Z*(I - 1))/XN
AWAArtISTAT)sW0 *ARRAY(13TAT)








W4.2. - FLOAT(2*(t - 1)) /XN
4RAAY(13TAT)sWQ *ARRAY(I3TAT)




































C A LL 3lGVAL(A5I,A30,F1, ► O,I)









MA T1 oil OR
INST RUCTION SET FOR THE SAR
C IS THE SPEED OF LIGHT • 3. E • a ( M/SEC )
P1 • 4foATAN(ld
A(1) TRANSMITTED FREUUCNCY ( MHZ )	 FT
A(2) NAvtLtNbTH OF FT ( M )	 C/FT	 L
A(3) vtLOCTIY OF SPACECRAFT ( KM/SEC ) V
A(4) RANGE TU TARGtT ( KM )	 R
A(S) SAMPLING RATE ( MHZ )
	
FS
A(b) POF ( ANZ )
A(1l N0, OF PULSES TRANSMITTED
	
N
A(8) 04NOWtOTH OF A 4ANGt CELL ( MHZ ) Ow
AM RATIO OF FS/Ow
Attd) TOTAL TIMt OF FLIGHT ( SEC ) NiFRF
AM) CONST&AI T FOR TMt RANGE' WALA
	
C.-f4
urea /(deR)	 ( M )
A(12) RANGE RI.SOLUTION	 RR
C/taedw)	 ( M )
AtI3) CONSTANT FOR THE NANGL AMPLITUOE FUNCTION
PIIQATIO
A(ta) CONSTANT FOR THE PHASt CORRECTION
4*PI r CR'W/NL	 ( 1/SEC ► e2 )
A(15) HAMMING WEIGHTING ACROSS THt ANTENNA WINDOW
YtS • 1 NO r 0
A (lb) NUMBER OF RANGE CELLS LOOKED AT
A (11) RANGE WALK YES Y 0 NO r 1
A(18) B A NO W IGTH OF THE SYSTtM ( MH= )
A(19) LOCATION OF THE TARGET
A(20) NO, O f- CELLS FOw dACH DOPPLER FILTER




A(az) R A TIO OF THt SAMPLING Wt TO THE LFM RATE
A(23) LINEAR ► M WAL K AOUEU NO r 0 YES a MAX AMOUNT
At??)	 TYPE WINDOW ACROSS FILTtR
At29) STARTINT; LOCATION IN FRED OF THE FILTER





















I FU R MAT (• 	N AME OF LINEPRINICH OUTPUT FILE
I '	 LP8	 -	 OKOiNAME	 MTOI	 NAME
	
•/)
C CALL	 AS3I6N(Sr'0UMMY•r- I)
C ALL	 6 531GN(5r•080)
C •iwITE(boa)
2 FORMAT('	 NAYft OF FILE. PON OUTPUT
















C	 REAu IN THE CONFIGURATION
C






WRITE ( 5r100N)	 ( AI)rlatrl)
1:100 FORMAT('	 TRANSMITTED FAEOUENCY	 (	 MH Z 	 )	 ',IPEI3.8/
i '	 v%AVEI.ENGT%	 (	 M)	 ', tpus.B/
Z r	 VELOCITY OP	 THE	 SPACECRAFT	 ( KM/SEC
	 )	 'rIPE15.81
3 •	 RANGE	 TO	 THE	 TARGET	 (	 AM	 )	 •r1P°!5„81
a SAMPLING R ATE
	 IN RANGE
	 (	 MHt	 )	 •rIPE15.81
b •	 PNF
	 OF	 THE	 AZI M UTM	 (	 RNY	 )	 rrlPElb.B/




late FORMAT(-	 4ANOWIDTH OF	 A	 RANGE CELL
	
( MMZ	 )	 'rIPEIS.81
I ' R ATIO OF	 THE	 SAMPLING, RAIL	 IN RANGE
	
TO BANDWIDTH OF A
2 '	 CkLL
	 ° rl pklb . b/'	 TOTAL	 TI M E UP	 LOOK	 (	 3dC	 )	 •rIPE15.81
3 •	 RANGE	 WALK CONSTANT	 ( M/SoC*ad
	 )	 'rIPE1S•8/
a NANGE
	 RESOLUTION	 (	 M	 )	 ',IpE15r8/
b '	 CONSTANT P ON	 A MPLITUDE ► UNCTION	 ' VIPEISS8 0 '	 (	 PI/RATIO
	 )
0 •	 CONSTANT PON QUADRATIC MHASE








1020 FUAMAT(' HAMMING WEIGMTING ACROSS ANTtNNA APERTURE
	 00
I •	 YES	 •	 I	 NO	 s	 0	 'rF3.I/
2 •	 NO,	 OP	 RANGE CELLS	 TO PROCESS	 'rF5•I/
•	 RANGE	 WALK	 YES	 a	 0	 NU	 a	 i	 'rFgrl/









C ABOVE ASSUMES WE MA Vk FOUR DO PPLER FILTERS
C
W41 TE(SrIN30) 0ELLFMrA(b)rOLrA(20)
1030	 FORMAT(' CMANGt IN PNE2UENCY ACROSS WINDOW ( NMI ) •r




r	 ► °r 13, A/
' N0. OF KM = PEN FFT SAMPLE 0. 01P415980




1040	 FUNMAT(' NANGt CONdtCr(oN FACTOR	 NONE . 0 WV 0 1 Of






1050	 FORMAT(//• LINEAR FM NALA A00E0 NO . 0 YES • MAX AM0 gNT •,F6.211)
C
WNITE(50105) A(22)







1060	 FORMAT(• TYPE OF WI NOOW ACROSS MATCHED FILTER '/
1' NONt 8 d HAMMING • 1 dANTLETT i 2 MANNING • 3 00





1062	 FOQNAT (• TYPE OF WINOOW ACROSS MATCHED FILTER '/
I' NONt • 0 HAMMING a I dANTLETT 8 2 MANNING • 3 00
















V12TUAL A3I(1),ASO(I)COMMON IINSTR /A(i)
c
c
C GENERAfff OUT THE RtFtOENCE SIGNAL
G	 POR MA1CHt0 FILTE R I NG IN THt ANGLE OOM AIN























































bUhRONTINE OOPPLR( ► IoFOoITAG)































































C	 PUT MANNING ;+t:GMTING ACR033 FILTER
C
ISTART'KL


















K9989U • AL • 1
WHITE(6r199) KKK,KU,KL
T09	 FORMAT Ml X,Ib), •
 DEL UP LOW •)
CC






















































WRITE ( bF8080) ITAG,I
8080	 FORMAT(v 316 OOPP 1 ,16, 0 RANGE •,I63
C
C
RtAC ( 1) (ASI C J) ,JetrNPULSt),(ASO(J) ► J%IeNPUL3E)
C
C
C MULTIPLY b y THE RErERENCE 516NAL SPECTRUM
















































































wRjTp ( beIO@N)	 IrI %M ,XMAX












Ti-. vf, ( I ) ONPU1,St
TtmPC2)wlAN











C•	 FP Tv *FON
C•
C•




VI R TU AL X1(1)*YT(1)
C
C NUMOR 13 THE NO * Oh POINTS OF GOOD) DATA
C IF NOT A POWtN Of TWO PAO TO NtXT 410HEST

























































00 63.) ISI /NMI
l ► (l.(:E.J) GO TO b!1
Next(j)
































C	 ARRAY IS TMt ARRAY TO BE WINOUWLD FIRST LOCATION
C
C	 ISTART IS THE FIRST ELEMENT OF TMt ARRAY TO BE WINOOWEO
C
C	 NUMOR IS TMt NUMBER Or tLtMtNTS TO EE WINDOWLO STARTING AT AdQVH
C
C IOPT	 IS TYPE OF WINDOW
C
C
C	 0 NO WINDOWING	 ERECT FUNCTION )
C	
.1 MAMMING WINDOW
C	 2 SARTLtTT	 WINDOW	 (TRIANGLE)
C	 3 NANNING WINDOW



















































OU 120 Is1 ► NUMdR
c
XNSI • I
wUmm.42 - 0.50 4 CQ3(P O4A3t • XN) • 0.00•COS(PNA3F2sXN)
AkRAY (IS Tat) sw0&ANRAY(I3TAT)






c	 NUMdR IS THE NUMBER OF ELEMENTS IN THE WINOUN STARTING

















00 220 IsIUP ► NUMBR
C
wU82. • FLO A T(2*(I • 1))/XN
AR*AV(1STAT)sw0•ANR4Y(I5TAT)

























PROGRAM TO PROCESS THE SAR DATA FROM SARG PROGRAM
C
	



















































C	 INSTRUCTION 30 FOR THE 3AR
C
C	 C I5 THE SPEED OF LIGHT • 3 0 E • 8 ( M/SEC )
C	 PI . 4.04TAN(19)
C
C	 COMMON OLUC K LN3TR
C
C	 A(1) TRANSMITTEO FREQUENCY 	 ( MMZ )
	
FT
C	 A(2) 4 A VELtcNGTN OF FT	 ( M )
	
C/FT	 L
C	 A(33 VLLUCTIY OF SPACECRAFT	 ( KM/SEC )	 V
C	 A(4) RANGE	 TO TARGET	 ( KM )	 R
C	 AM SAMPLINU RATE	 ( MMZ )
	
F3
C	 Ate) PRF	 ( ANZ	 )
C	 At?) NO, OF PULSES TRANSMITTED
	
N
C	 A(®) HANOWIOTM OF A NANGt CELL ( MHZ )
	 BW
C	 Am RATIO OP i3/dw
C	 A(10) TOTAL	 TIME OF FLIGHT	 ( SEC )	 N/PRF
C	 A(11) CONSTANT FOR T Ht RANGE WALK	 CRW
C Y**d /(2sR)	 (	 M	 )




C	 At13) CONSTANT POR THt RANGE AMPLINOt FUNCTION
C PI/RATIO
C	 A114) CONSTANT FOR THE 0443t CORRECTION
C 4 *PI *CHw/wL
	 (	 1/SEC **2 	)
C	 A(1t) HAMMING wtIGMTI NG ACROSS TP! G	 ANTENNA WINOOW
C Yt3 *	 I	 NO • 0
C IF YtS OPTION	 QUE3TION TYPE OF WINDOW
A(1,) NUMBER OF RANGE CELLS LOOKED AT
At(T) RANGE wALK YES * Z NO . I
Me) SANOWIO T H OF THE SYSTEM ( MMZ )
AM)
A(20) NO, OF CELLS FOR EACH DOPPLER FILTER





C	 A(221 RATIO OF	 THE 3A MPLING FREQUENCY TO THE LFM SWEEP FRED
C	 Al23) CUWWECTLON OF RANGE AALK 4 PT	 INTERP * I	 NONE • 2
C 2 PT	 LNTEW POLATOR •	 3	 3 PT	 INTER * 4
C	 A(24) STARTING SU544PAY	 wHICH LOOK
C 1	 13 FIRST LOOS	 SUB	 •	 1
C 2 IS 2NO LOOK SUB • TOtAL/4 . 1
C
C
C	 AM) SIZE OF THE FIRST ►FT
C	 At2e) N0 9 OF POINTS IN THt OVERLAP OF SU8ARRAY3
C	 A(27) NO,	 OF	 3UBAtiR AY 3 FOR	 THE 2NO FFT
C	 4(2e) SIZt OF	 THE 2ND 04 PINE FFT







C	 ► (3(d) MAXIMUM NUMBER OF MANGE CELLS PROCESSED DUE TO mALK
C
C	 COMMON HLUCR TL40
C	 TtMN(1) 3T3wES THE	 ;vu,	 OF FINAL	 AIMUTH 3SAMPLE3
C	 TtMPt3) THE LUCATION	 IN RANGE Of	 THE MAX
C	 TtMPt3) TOE LOCATION IN AZIMUTH Of	 THt MAN
C	 TMEP ( u) THt MAXI MU M VALUE
C	 TtMPtS)
C	 TLMP ( 6) THC	 NUMOER OF f)IFFERENT	 STARTING TI MES HAVE OONE
C	 TtMP(T) THE RUNNING AVE4A6E OF	 THt
	 I N TE GRATE MAINLOeE TO
C Ttit	 SIOELOEt	 FOR UIFFtRtNT STARTING TIME3
C	 TtMP(e) T4E	 LAST	 TIME	 FUR DIFFE 4	 NT	 STARTING TIMES
C	 vIP(9) THt	 RUNNING OtLAY FOR DIFFERENT STARTING 	 TIMES
























I	 FORMAT(' NAmE OF LINEPRINTER OUTPUT FILE •/
I	 - L P 1	 OKOt NAM E	 MT06 NAME	 "/)
CALL ASSIGN(5r°LP1v)
CALL AS3IGN(2pOOUTP8*SARO#Ot0'jN4NOWN0##2)








g	 FORMAT(' NAME OF DISK FILE TO St PROCESSED 0/)
C	 CALL •SSIG.4(1 ► •DUMMY's•1)
CALL AR3jGN(1r*STI2*3ARf'v0)
C










ORIGINAL pi E;yOF POOR iQUALITI'
^HtrF(a,6I







8 FO RM AT(•	 N O,	 OF	 POINTS OF	 THE OVERLAAP '/)
D RtAU(b,T)	 A(ab)
W4Irt(6,9)
9 FORMAT (* N0, OF	 5U6ARRAY3 USED IN 2NO FFT '/)
0 2t4u ( 6,T)	 A(al)
woo I Tt (6,10)













1000 FOR',AT('	 TRANSMITTED FREQUENCY 	 (	 MME	 )	 ',IPE15,8/
1 '	 WAVELE NGT H 	(	 M)	 0r1PE19.8/




	 (	 KM	 )	 101PE13981
u ,	 SAMPLIN6 RATE
	
IN RANGE
	 (	 M MZ	 )	 ',IPE15,81
5 PRF	 OF	 THt	 AZIMUTH	 (	 KM1	 )	 ',1Pt15,8/






1010 FORMAT('	 OANONIOTM OF	 A RANGE CELL	 (	 MRZ )	 ',1PE1S.9/
I '	 R A TIO OF	 TMC	 S AM PLING RATE	 IN RANGE TO B&NOWIOTH OF	 A	 0,
2 .	 CELL	 ',1 P t16.8/'	 TOTAL	 TIME OF	LOOK	 (	 SEC	 )	 ',1Pt15,8/
3 '	 RANGE
	 W ALK	 CONSTANT	 (	 M/StCaA2	 )	 ',IPt15,8/
4 •	 RANGE
	 RESOLUTIO N	(	 M	 )	 ',1 PE1S,8/
5 '	 CONSTANT	 ► OR	 AMPLITUOt FUNCTION	 ',IPEIS.S,'	 (	 PI/RATIO	 )	 '/
6 ,	 CONSTANT	 FOR	 QUADRATIC PHASE	 °,IPE19,H,




	 ( A M ,2815,18)
1020 FORMAT(• HAMMING WEIGHTING ACROSS ANTENNA APERTURE
1 •	 YES	 a	 1	 NO	 •	 0	 ',FS.i/
I '	 NO.	 OF	 RANGt CELLS	 TO PROCESS	 ',F5,1/
3 '	 RANGE	 WALK	 YES	 •	 0	 NO s	 1	 ',F5,1/








C	 AbOVt ASSUMES WE HAVE F O';R OOPPLER FILTERS
c
WRITE(5,1a30)	 0ELLFM.A(b),OL,A(R0)
1030 FORMAT('	 CMANfsE	 IN PRtGuLNCY	 ACROSS	 41N00W	 ( KMZ	 )	 ^,
I iPEIS,d,'	 S AMP L1 N4 RATE	 (	 KH1	 )	 ',
2 1Pt15.8/
3 °	 NO.	 OF	 KMZ PER FFT	 SAMPLE	 ',1PE15.8,








WWI TF (it I04(d) Ac2t)
I 1444	 FURMAT(' RANGE (;00kECTION FACTO R 	NONE • 0 WU a 1 Of












IL'b0 FURMAT(i/•	 TfPE OF WINDOW ACROSS LACK	 APERTURE
1 1	 o HAMMING	 2	 v B A RTLETT	 3 6 MANNING
2 •	 4	 e	 "LACAMAN 5 O.i Od
	 TAYLOR•#








4010 FURMAT(W	 TYPE OF WINDOW ACROSS EACH SUSARRAY
	 •/
I e	 I	 HAMMING
	
d 4ARTLLTT	 3 MANNING	 Of
d •	 4	 s 6LACKMA N y 25 Od	 TAYLOR•#





tNB u FORMAT ;// #	 NO.	 OF	 COEFFICIENTS	 IN FIRST FFT	 •eFA•2/
I •	 NO.	 O f	 POINTS OF	 UVtRLAP OF	 SUIJARRAYS	 • eF6.2/
2 NUMHt4 OF	 SUBARRAYS USEU	 IN FINE FFT	 1eF6.21













1090	 FORMAT(' CORRECTION SCHEME FOR RANGE WALK •/
!	 • 4 PT INTERP • 1 NV49 s 2
2	 2 PT I N TE RP • 3 3 PT INTER s 4 •/)
A(23)41.
Fit AU(bra) ► (23)
oRITE(brl095)










FORMAT(' CORRtCTION SCMtMt FOR RANGE I n 4 PT 2	 WU
1	 F'^2/• SU*AWRAY STARTING POINT •er5.2//)
C
C
F	 CALCULATIONS FOR THE OIFFE R t N T STARTING TIMES
C






C oCNtmo r tACN DEL A Y TIHC
c
C 3LUNE • PQF /(31ZE OF 13T F'FT . 31ZE OF THE 2 ►u, FPT/2)
C	 THt 12 13 UU TO OVtNSA MPLING PADDING 0114 4ER03







C	 TnK /4 13 FOR THE PAOOING WITH JER03
C
C





1v97	 FORMAT(' STARTING TIM p ( 0 - UP )•/)
xxlsa•
REAO(6,1) xxI
TtMPc9)4 •TEMP(8) • XXI•TEMP(I0)
c
c














I20a	 FORMAT(' COUNtENS •,2(1x,/3.0)/
1	 • ENDING AND STARTING TIMES ',2(1x,1PE1568)1

















345 ► 	 FORMATC//' TVPE OP INTEOPOLATION •,F9*le













SUNNOUTINt GEN(Fl ► FO)
CCrrr.rrrrrrvrvrrrrrr
C





C GENERATE OUT Tkt 0LF9RtNCE SIGNAL
C FUN MATCHED F10 9H ING IN TML ANULE DOMAIN








T ► INALa -TIME
TIME A TI ME	 • DELAY





TE"P(6) ► TSTEP ► DELAY ► TIME ► TFINAL
w w ITE(b ► two(d)	 TdmF(b)*TSTEP ► 0ELAY ► TImE ► TFINAL
1000 FUNMAT(//'	 STtP
	
NO.	 ' ► Fy.Z ► • 	TIME
	 STE P	'.1PEts.B/
I	 '	 COQNSP GNUING	 DELAY	 (StC
	 l	 ' ► 1PE15.A/







































































G GET TMt SIGNAL FROM TMt ITM RANGE CELL
C
C









Me + S: (:! rF I (J) + SQ W)+FO(J)











PERFORM THE FFT T	 STORE RESULTS AWAY ON DISK FILE + 2
V
































C	 PERFOkm THE FFT




C	 PUT THE PHASE CORRECTION ON DUE TO OVt %APPINS APPERTURES
C	 CORRCTIUN FACTOR 13





























































































C	 STORE AWAY ON OAT SLUT + 2
C
C






















































i1EA0 ( 1) (OUMMY(0®I8l#NFULSE)
C
C
C REORDER THE ARRAY
C





L rL ♦ I












IP(XXMIN 9 Nt 9 X5) XXMINrXXMIN ♦ 1.
LMNr-XXMIN ♦ 1,
4	 LMNBLMN - 1
C
A46
ORIGINAL p^ ,4> y



















WRITE THE RtSIJ0 3 OUT TO • 4
C
c
R E W INO 2
C
II a l - 1














































IF(IISC:eMt.tC.I).O R .(ISCE M E.E0.3))	 GOTO 24





















K s ISTR ♦ 14 W
IF(15Ctwt,EO,I) KsK • I
1F(15Ct4toEQ,4) KsK • I
16(Pt1.fA,LT.D,) KsK • I











AMIs•OLLTA.(DELTA2 • 3,*OELTA ♦ 2,)/6,
Aes(DELTA3 • 2. 6 UELTA2 • OLLTA ♦ 2012,
At*-QELTA • (DELTAd - UELTA • 29)12,





VALUEIsAMI*AI(J.K) ♦ A3sAI(J,K#t) ♦ AI*AI(J,K+2)
1	 42+AI(JoK#3)
VALUEOsAM1.,3(JeK) ♦ AONAG(J,K ♦ I) ♦ A1sAG(J,K ♦2)




















VALUtl80tLTA2sAI(J ► K) • DELTA*41(J,K#I)












OF POORAd 81. - UELtA**2 	QUALITY







VALUEIBAMISAI(J # K) + A O*AT(J#K+1) + A1 + AI(J#K+R)































































wRITt ( 2) CPFEJ) # J@1#NM)




























































IF (A(ei4),bQ.2.) STANT3AA(7)/(4.rA(2b)) • 1•
WRITF.'16e789) 3TARTSeA(24)







C	 GET THE WINOOW WEIGHTS
C
ISTfl
CALL W T(4AM , IFINE,I9T)
WRITE C tP5000) IRANGEeNMCOEFoIFINE, I PAO,
I	 MINSUdeMAXSUy
5000	 FORMAT(//• PI N E	 IRANGt •fib/
1	 . 1ST `FT °elb. • • OF SUDS IN 2NO ° P I6,






 RATIO OF SF / LFMF ° o1PE15e8/





































C 00 THE NtGATIVE COtFFICIENT3
C
c
CALL NEGMLFCFI,RMOV,START3 , IAR,COFMAX,ICOF)
C
C
6,RITE ( 3) (FI(J) , Jsl ► IAR)
C
C wRITt IT OUT TO THt 6P
C
C
AR ITE ( S,1C0C)
	
ICOF,COFMAX,K
W41% (6 # 104e)
	
ICOF,COFMAX,K








































































IF(I3TART.GT,MAX3US) 	 GOTO 60
RtwINO 4


























AY tl (,^_ ,• 






















C	 PUT "!"MING WEIGHTI NG ACROSS SUOARHATS
C	 NULL T HE Rt$T OF ARRAY
C	 COMPUTt THt PINE STRUCTURE FFT 2NO
C	 ► INO THL M AG N ITUOE 00 THE FFT ALONG LARGEST fact
C
C




4UNSU69RUNSIJU ♦ RM OV
IJTANt*4UNSUd ♦ 0,5





























IF(IS . LG.ISTANT)	 GOTO	 l0
IVI F ► s -IST AR T	 •	 I
C












































XYSA®S(RU N SUO) • 095
IF(RUNSu590,0 9 ) XXG - XX
ISTARTsXX






















%% ff A03( RUN5Ud) • ®* S
IF (RUN'-'J0,LT.O.) XXs•XX
13TARIOXX


























C	 OUT MAMMING WEIGH TI NG ACROSS SUHARRATS
c	 NULL THE Rt$T QF ANRAT
C	 COMPUTt T Ht PINE STRUCTURE FFT 2NO




































C	 COMPUTE THE MAGNITUDE OF THE SQUARED
C
C REORDER THE ARRAY
C
C	 SINCE HALF THE F1Nt COEF K IGItNTS ARE TO THE LEFT AND
E
	
C	 THE OTHtR MALP TO TMt 415mT FOR EACH GROSS CUEFFICIENT





I.0a' 1^11)^	 11111 2.5
IeI	







MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS
STANDARD REFERENCE MATERIAL 1010a










XX9WORKI(JX)• *2 • WORKQCJX)ss2
Jx m ix	 •	 1
1FCJx 9 4T.IP AO) 	 JXeI
C
IAR.IAR ♦ 	 I
FICIAR)•XX












































FORMAT(//' NA NGt CELL 1 ,16/ 1 ANGLE 1 ,161 0 VALVE •,IPEI3,9j









C REORGANIZE THE FtLt fro THE AZIMUITH VERSUS RANGE
C	 RATHER ThtN T N THC NANO t VE43U3 AZIMUTH QIR
C







C FI ND THE St)M IN THt MAI NLONE ANO ?ME 3IOLOtOE FOR




























C PtNO THE LIMITS OF T^Q MAtN609C AND THE MAINLOBB

























I ► IKL9GT.NPUL3E) KLrt
IPIK R OGT O NPULSE) KR•I
c
IP (At CK 11 ) .Gt, A II K L))	 GOTO 4
3UMWrSUMf? • AI M)






















t ► (KA.LT.i)	 AQeNPULSS
1 ► (KL•LT.1)	 KL•NPULmt
c











SUpL93U ML ♦ Al (KA)










	 t ♦1# NPUL39
rx•A1(I)











I ► (ILF.GTONT) GOTO W
I ► (10 * 0.d)	 GOTO 209













KSIAT ♦ 	 1
c
KK.NPULSL.
Ir(ILF.GT , j PT)	 KKOILF	 at
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